| /openbmc/u-boot/arch/arm/cpu/arm926ejs/lpc32xx/ |
| H A D | timer.c | 13 static struct timer_regs *timer1 = (struct timer_regs *)TIMER1_BASE; variable
63 lpc32xx_timer_reset(timer1, CONFIG_SYS_HZ * 1000); in __udelay()
64 lpc32xx_timer_count(timer1, 1); in __udelay()
66 while (readl(&timer1->tc) < usec) in __udelay()
69 lpc32xx_timer_count(timer1, 0); in __udelay()
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | k3-am654-r5-base-board.dts | 24 tick-timer = &timer1;
58 timer1: timer@40400000 { label
|
| H A D | socfpga_stratix10.dtsi | 294 timer1: timer1@ffc03100 { label
|
| H A D | socfpga.dtsi | 16 timer1 = &timer1;
842 timer1: timer1@ffc09000 { label
|
| H A D | dm816x.dtsi | 317 timer1: timer@4802e000 { label
321 ti,hwmods = "timer1";
|
| H A D | am335x-brxre1.dts | 283 &timer1 { /* today unused */
|
| H A D | omap3.dtsi | 591 timer1: timer@48318000 { label
595 ti,hwmods = "timer1";
|
| H A D | socfpga_arria10.dtsi | 800 timer1: timer1@ffc02800 { label
|
| H A D | am33xx.dtsi | 520 timer1: timer@44e31000 { label
524 ti,hwmods = "timer1";
|
| H A D | keystone-clocks.dtsi | 299 clock-output-names = "timer1";
|
| H A D | am4372.dtsi | 216 timer1: timer@44e31000 { label
221 ti,hwmods = "timer1";
|
| H A D | dra7.dtsi | 872 timer1: timer@4ae18000 { label
876 ti,hwmods = "timer1";
|
| /openbmc/qemu/hw/block/ |
| H A D | fdc-internal.h | 139 uint8_t timer1; member
|
| H A D | fdc.c | 1049 VMSTATE_UINT8(timer1, FDCtrl),
1862 fdctrl->fifo[5] = (fdctrl->timer1 << 1) | (fdctrl->dor & FD_DOR_DMAEN ? 1 : 0); in fdctrl_handle_dumpreg()
1897 fdctrl->timer1 = fdctrl->fifo[8]; in fdctrl_handle_restore()
1925 fdctrl->fifo[7] = fdctrl->timer1; in fdctrl_handle_save()
1977 fdctrl->timer1 = fdctrl->fifo[2] >> 1; in fdctrl_handle_specify()
|
| /openbmc/u-boot/arch/arm/mach-socfpga/include/mach/ |
| H A D | firewall_s10.h | 37 u32 timer1; member
|
| /openbmc/u-boot/arch/arm/include/asm/arch-armada100/ |
| H A D | cpu.h | 110 u32 timer1; /*0x044*/ member
|
| /openbmc/u-boot/arch/arm/mach-socfpga/ |
| H A D | spl_s10.c | 68 &firwall_l4_per_base->timer1, in spl_disable_firewall_l4_per()
|
| /openbmc/u-boot/drivers/bios_emulator/include/ |
| H A D | biosemu.h | 94 u32 timer1; member
|
| /openbmc/u-boot/arch/arm/include/asm/arch-ep93xx/ |
| H A D | ep93xx.h | 437 struct timer timer1; member
|
| /openbmc/u-boot/drivers/timer/ |
| H A D | Kconfig | 61 ARC cores may have up to 2 built-in timers: timer0 and timer1,
|
| /openbmc/openbmc/meta-yadro/meta-nicole/recipes-bsp/u-boot/files/ |
| H A D | 0003-aspeed-add-gpio-support.patch | 437 + return "timer1";
|