Searched refs:tcksrx (Results 1 – 17 of 17) sorted by relevance
| /openbmc/u-boot/arch/arm/mach-sunxi/dram_timings/ |
| H A D | ddr2_v3s.c | 28 u8 tcksrx = 5; in mctl_set_timing_params() local
66 writel(DRAMTMG5_TCKSRX(tcksrx) | DRAMTMG5_TCKSRE(tcksre) | in mctl_set_timing_params()
|
| H A D | lpddr3_stock.c | 28 u8 tcksrx = 5; in mctl_set_timing_params() local
65 writel(DRAMTMG5_TCKSRX(tcksrx) | DRAMTMG5_TCKSRE(tcksre) | in mctl_set_timing_params()
|
| H A D | ddr3_1333.c | 28 u8 tcksrx = 5; in mctl_set_timing_params() local
69 writel(DRAMTMG5_TCKSRX(tcksrx) | DRAMTMG5_TCKSRE(tcksre) | in mctl_set_timing_params()
|
| /openbmc/u-boot/arch/arm/include/asm/arch-rockchip/ |
| H A D | sdram.h | 70 u32 tcksrx; member
|
| H A D | sdram_rk3036.h | 67 u32 tcksrx; member
264 u32 tcksrx; member
|
| H A D | sdram_rk322x.h | 103 u32 tcksrx; member
229 u32 tcksrx; member
|
| H A D | ddr_rk3368.h | 71 u32 tcksrx; member
|
| H A D | ddr_rk3288.h | 66 u32 tcksrx; member
|
| /openbmc/u-boot/arch/arm/mach-imx/mx6/ |
| H A D | ddr.c | 998 u8 tcke, tcksrx, tcksre, trrd; in mx6_lpddr2_cfg() local
1051 tcksrx = tcksre; in mx6_lpddr2_cfg()
1081 debug("tcksrx=%d\n", tcksrx); in mx6_lpddr2_cfg()
1203 (tcksrx & 0x7) << 3 | in mx6_lpddr2_cfg()
1228 u8 tcke, tcksrx, tcksre, txpdll, taofpd, taonpd, trrd; in mx6_ddr3_cfg() local
1330 tcksrx = tcksre; in mx6_ddr3_cfg()
1348 debug("tcksrx=%d\n", tcksrx); in mx6_ddr3_cfg()
1504 (tcksrx & 0x7) << 3 | in mx6_ddr3_cfg()
|
| /openbmc/u-boot/arch/arm/mach-sunxi/ |
| H A D | dram_sun8i_a33.c | 112 u8 tcksrx = 5; in auto_set_timing_para() local
148 reg_val = (tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | (tcke << 0); in auto_set_timing_para()
|
| H A D | dram_sun8i_a83t.c | 112 u8 tcksrx = 5; in auto_set_timing_para() local
180 reg_val = (tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | (tcke << 0); in auto_set_timing_para()
|
| H A D | dram_sun50i_h6.c | 213 u8 tcksrx = 5; in mctl_set_timing_lpddr3() local
252 writel((tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | tcke, in mctl_set_timing_lpddr3()
|
| H A D | dram_sun6i.c | 229 writel(MCTL_TCKSRX, &mctl_ctl->tcksrx); in mctl_channel_init()
|
| /openbmc/u-boot/arch/arm/include/asm/arch-sunxi/ |
| H A D | dram_sun6i.h | 94 u32 tcksrx; /* 0x128 */ member
|
| /openbmc/u-boot/drivers/ddr/fsl/ |
| H A D | ctrl_regs.c | 2000 unsigned int txpr, tcksre, tcksrx; in set_timing_cfg_7() local
2006 tcksrx = max(5U, picos_to_mclk(ctrl_num, 10000)); in set_timing_cfg_7()
2031 if (tcksrx <= 19) in set_timing_cfg_7()
2032 cksrx = tcksrx - 5; in set_timing_cfg_7()
|
| /openbmc/u-boot/doc/device-tree-bindings/clock/ |
| H A D | rockchip,rk3288-dmc.txt | 80 tcksrx
|
| /openbmc/u-boot/drivers/ram/rockchip/ |
| H A D | dmc-rk3368.c | 512 pctl_timing->tcksrx = max(5u, ps_to_tCK(10000, freq)); in pctl_calc_timings()
|