/openbmc/qemu/tcg/ |
H A D | tcg-op.c | 757 tcg_gen_movcond_i32(TCG_COND_EQ, ret, arg1, z, arg2, t); in tcg_gen_ctz_i32() 1128 void tcg_gen_movcond_i32(TCGCond cond, TCGv_i32 ret, TCGv_i32 c1, in tcg_gen_movcond_i32() function 1389 tcg_gen_movcond_i32(TCG_COND_LT, ret, a, b, a, b); in tcg_gen_smin_i32() 1394 tcg_gen_movcond_i32(TCG_COND_LTU, ret, a, b, a, b); in tcg_gen_umin_i32() 1399 tcg_gen_movcond_i32(TCG_COND_LT, ret, a, b, b, a); in tcg_gen_smax_i32() 1404 tcg_gen_movcond_i32(TCG_COND_LTU, ret, a, b, b, a); in tcg_gen_umax_i32() 2997 tcg_gen_movcond_i32(TCG_COND_NE, TCGV_LOW(ret), t0, zero, in tcg_gen_movcond_i64() 2999 tcg_gen_movcond_i32(TCG_COND_NE, TCGV_HIGH(ret), t0, zero, in tcg_gen_movcond_i64()
|
H A D | tcg-op-ldst.c | 835 tcg_gen_movcond_i32(TCG_COND_EQ, t2, t1, t2, newv, t1); in tcg_gen_nonatomic_cmpxchg_i32_int()
|
H A D | tcg-op-gvec.c | 2241 tcg_gen_movcond_i32(TCG_COND_LTU, d, d, a, max, d); in tcg_gen_usadd_i32() 2283 tcg_gen_movcond_i32(TCG_COND_LTU, d, a, b, min, d); in tcg_gen_ussub_i32()
|
/openbmc/qemu/target/arm/tcg/ |
H A D | translate-vfp.c | 384 tcg_gen_movcond_i32(TCG_COND_EQ, dest, cpu_ZF, zero, frn, frm); in trans_VSEL() 387 tcg_gen_movcond_i32(TCG_COND_LT, dest, cpu_VF, zero, frn, frm); in trans_VSEL() 392 tcg_gen_movcond_i32(TCG_COND_GE, dest, tmp, zero, frn, frm); in trans_VSEL() 395 tcg_gen_movcond_i32(TCG_COND_NE, dest, cpu_ZF, zero, frn, frm); in trans_VSEL() 398 tcg_gen_movcond_i32(TCG_COND_GE, dest, tmp, zero, dest, frm); in trans_VSEL()
|
H A D | translate-m-nocp.c | 541 tcg_gen_movcond_i32(TCG_COND_EQ, fpscr, sfpa, tcg_constant_i32(0), in gen_M_fp_sysreg_read()
|
H A D | translate.c | 546 tcg_gen_movcond_i32(TCG_COND_NE, dest, tmp1, zero, zero, tmpd); \ 3886 tcg_gen_movcond_i32(TCG_COND_LTU, dst, lsh, max, lval, zero); in gen_ushl_i32() 3887 tcg_gen_movcond_i32(TCG_COND_LTU, dst, rsh, max, rval, dst); in gen_ushl_i32() 4010 tcg_gen_movcond_i32(TCG_COND_LEU, lval, lsh, max, lval, zero); in gen_sshl_i32() 4011 tcg_gen_movcond_i32(TCG_COND_LT, dst, lsh, zero, rval, lval); in gen_sshl_i32() 4283 tcg_gen_movcond_i32(TCG_COND_LT, d, a, b, d, t); in gen_sabd_i32() 4340 tcg_gen_movcond_i32(TCG_COND_LTU, d, a, b, d, t); in gen_uabd_i32() 7656 tcg_gen_movcond_i32(TCG_COND_NE, qf, t2, t3, one, qf); in op_smlad() 8496 tcg_gen_movcond_i32(TCG_COND_LEU, masklen, in trans_VCTP() 8850 tcg_gen_movcond_i32(c.cond, rn, c.value, tcg_constant_i32(0), rn, rm); in trans_CSEL()
|
H A D | translate-sve.c | 2546 tcg_gen_movcond_i32(TCG_COND_GEU, last, last, max, zero, last); in incr_last_active() 2560 tcg_gen_movcond_i32(TCG_COND_LT, last, last, zero, max, last); in wrap_last_active()
|
/openbmc/qemu/include/tcg/ |
H A D | tcg-op.h | 370 #define tcg_gen_movcond_tl tcg_gen_movcond_i32
|
H A D | tcg-op-common.h | 132 void tcg_gen_movcond_i32(TCGCond cond, TCGv_i32 ret, TCGv_i32 c1,
|
/openbmc/qemu/target/m68k/ |
H A D | translate.c | 3383 tcg_gen_movcond_i32(TCG_COND_EQ, QREG_CC_C, in shift_reg() 3389 tcg_gen_movcond_i32(TCG_COND_NE, QREG_CC_X, s32, QREG_CC_V, in shift_reg() 3429 tcg_gen_movcond_i32(TCG_COND_NE, QREG_CC_X, s32, QREG_CC_V, in shift_reg() 3594 tcg_gen_movcond_i32(TCG_COND_LT, shx, shx, zero, sz, shx); in rotate_x() 3673 tcg_gen_movcond_i32(TCG_COND_EQ, X, shift, zero, QREG_CC_X, X); in rotate32_x() 3674 tcg_gen_movcond_i32(TCG_COND_EQ, reg, shift, zero, reg, lo); in rotate32_x() 3767 tcg_gen_movcond_i32(TCG_COND_EQ, QREG_CC_C, in DISAS_INSN() 3798 tcg_gen_movcond_i32(TCG_COND_EQ, QREG_CC_C, in DISAS_INSN() 3830 tcg_gen_movcond_i32(TCG_COND_EQ, QREG_CC_C, in DISAS_INSN()
|
/openbmc/qemu/target/sh4/ |
H A D | translate.c | 773 tcg_gen_movcond_i32(TCG_COND_EQ, t2, t1, zero, REG(B7_4), t2); in _decode_opc() 890 tcg_gen_movcond_i32(TCG_COND_GE, REG(B11_8), REG(B7_4), t0, t1, t2); in _decode_opc() 912 tcg_gen_movcond_i32(TCG_COND_GE, REG(B11_8), REG(B7_4), t0, t1, t2); in _decode_opc()
|
/openbmc/qemu/target/xtensa/ |
H A D | translate.c | 1864 tcg_gen_movcond_i32(par[0], arg[0].out, in translate_movcond() 1881 tcg_gen_movcond_i32(par[0], in translate_movp() 2246 tcg_gen_movcond_i32(TCG_COND_EQ, cpu_exclusive_val, in translate_s32ex() 6324 tcg_gen_movcond_i32(TCG_COND_NE, in translate_compare_d() 6353 tcg_gen_movcond_i32(TCG_COND_NE, in translate_compare_s() 6536 tcg_gen_movcond_i32(par[0], arg[0].out, in translate_movcond_s() 6566 tcg_gen_movcond_i32(par[0], in translate_movp_s()
|
/openbmc/qemu/target/rx/ |
H A D | translate.c | 732 tcg_gen_movcond_i32(cond, cpu_regs[rd], cpu_psw_z, z, in stcond() 1815 tcg_gen_movcond_i32(TCG_COND_LT, cpu_regs[a->rd], in trans_SAT()
|
/openbmc/qemu/target/ppc/ |
H A D | translate.c | 1773 tcg_gen_movcond_i32(TCG_COND_NE, t1, t2, t3, t2, t1); in gen_op_arith_divw() 1779 tcg_gen_movcond_i32(TCG_COND_NE, t1, t2, t3, t2, t1); in gen_op_arith_divw() 1903 tcg_gen_movcond_i32(TCG_COND_NE, t1, t2, t3, t2, t1); in gen_op_arith_modw() 1909 tcg_gen_movcond_i32(TCG_COND_EQ, t1, t1, t3, t2, t1); in gen_op_arith_modw() 4972 tcg_gen_movcond_i32(TCG_COND_GEU, t0, cpu_crf[crf], t8, tm1, t0); in gen_setb()
|
/openbmc/qemu/target/microblaze/ |
H A D | translate.c | 1121 tcg_gen_movcond_i32(dc->jmp_cond, cpu_btarget, in DO_BR()
|
/openbmc/qemu/target/ppc/translate/ |
H A D | vmx-impl.c.inc | 3250 tcg_gen_movcond_i32(TCG_COND_EQ, b, b, zero, one, b); \ 3265 tcg_gen_movcond_i32(TCG_COND_NE, b, t0, t1, t0, b); \
|
/openbmc/qemu/target/i386/tcg/ |
H A D | translate.c | 1655 tcg_gen_movcond_i32(TCG_COND_NE, cpu_cc_op, s32, z32, s->tmp2_i32, oldop); in gen_shift_flags() 1813 tcg_gen_movcond_i32(TCG_COND_NE, cpu_cc_op, t1, t0, in gen_rot_rm_T1()
|
/openbmc/qemu/target/mips/tcg/ |
H A D | translate.c | 9496 tcg_gen_movcond_i32(TCG_COND_NE, fp0, fp0, t1, fp1, fp2); in gen_sel_s() 9500 tcg_gen_movcond_i32(TCG_COND_EQ, fp0, fp1, t1, fp2, t1); in gen_sel_s() 9504 tcg_gen_movcond_i32(TCG_COND_NE, fp0, fp1, t1, fp2, t1); in gen_sel_s()
|
/openbmc/qemu/target/sparc/ |
H A D | translate.c | 2228 tcg_gen_movcond_i32(TCG_COND_NE, dst, c32, zero, s1, s2); in gen_fmovs()
|