Home
last modified time | relevance | path

Searched refs:tAR_min (Results 1 – 11 of 11) sorted by relevance

/openbmc/u-boot/drivers/mtd/nand/raw/
H A Dnand_timings.c25 .tAR_min = 25000,
67 .tAR_min = 10000,
109 .tAR_min = 10000,
151 .tAR_min = 10000,
193 .tAR_min = 10000,
235 .tAR_min = 10000,
H A Dpxa3xx_nand.c460 u32 tAR_min = DIV_ROUND_UP(t->tAR_min, 1000); in pxa3xx_nand_set_sdr_timing() local
475 NDTR1_tAR(ns2cycle(tAR_min, nand_clk)); in pxa3xx_nand_set_sdr_timing()
/openbmc/linux/drivers/mtd/nand/raw/
H A Dnand_timings.c35 .tAR_min = 25000,
80 .tAR_min = 10000,
125 .tAR_min = 10000,
170 .tAR_min = 10000,
215 .tAR_min = 10000,
260 .tAR_min = 10000,
574 spec_timings->tAR_min <= onfi_timings->tAR_min && in onfi_find_closest_sdr_mode()
H A Dfsmc_nand.c294 tims->tar = DIV_ROUND_UP(sdrt->tAR_min / 1000, hclkn) - 1; in fsmc_calc_timings()
H A Dpl35x-nand-controller.c844 val = TO_CYCLES(sdr->tAR_min, period_ns); in pl35x_nfc_setup_interface()
H A Dtegra_nand.c792 val = DIV_ROUND_UP(max3(timings->tAR_min, timings->tRR_min, in tegra_nand_setup_timing()
H A Dstm32_fmc2_nand.c1406 tar = max_t(unsigned long, hclkp, sdrt->tAR_min); in stm32_fmc2_nfc_calc_timings()
H A Dmarvell_nand.c2430 nfc_tmg.tAR = TO_CYCLES(sdr->tAR_min, period_ns); in marvell_nfc_setup_interface()
/openbmc/u-boot/include/linux/mtd/
H A Drawnand.h711 u32 tAR_min; member
/openbmc/linux/include/linux/mtd/
H A Drawnand.h446 u32 tAR_min; member
/openbmc/linux/drivers/mtd/nand/raw/atmel/
H A Dnand-controller.c1434 ncycles = DIV_ROUND_UP(conf->timings.sdr.tAR_min, mckperiodps); in atmel_smc_nand_prepare_smcconf()