Home
last modified time | relevance | path

Searched refs:sdma2 (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dfsl,easrc.yaml95 dmas = <&sdma2 16 23 0> , <&sdma2 17 23 0>,
96 <&sdma2 18 23 0> , <&sdma2 19 23 0>,
97 <&sdma2 20 23 0> , <&sdma2 21 23 0>,
98 <&sdma2 22 23 0> , <&sdma2 23 23 0>;
H A Dfsl,xcvr.yaml102 dmas = <&sdma2 30 2 0>, <&sdma2 31 2 0>;
H A Dfsl,aud2htx.yaml63 dmas = <&sdma2 26 2 0>;
H A Dfsl,sai.yaml199 dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
H A Dfsl,micfil.yaml87 dmas = <&sdma2 24 25 0>;
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mn.dtsi306 dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
321 dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
336 dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
353 dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
397 dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
412 dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
423 dmas = <&sdma2 16 23 0> , <&sdma2 17 23 0>,
424 <&sdma2 18 23 0> , <&sdma2 19 23 0>,
425 <&sdma2 20 23 0> , <&sdma2 21 23 0>,
426 <&sdma2 22 23 0> , <&sdma2 23 23 0>;
[all …]
H A Dimx8mm.dtsi325 dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
339 dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
353 dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
367 dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
381 dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
400 dmas = <&sdma2 24 25 0x80000000>;
425 dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
529 sdma2: dma-controller@302c0000 { label
H A Dimx8mp.dtsi1377 dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
1393 dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
1409 dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
1425 dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
1441 dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
1457 dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
1475 sdma2: dma-controller@30e10000 { label
H A Dimx8mq.dtsi541 dmas = <&sdma2 8 24 0>, <&sdma1 9 24 0>;
555 dmas = <&sdma2 4 24 0>, <&sdma2 5 24 0>;
569 dmas = <&sdma2 2 24 0>, <&sdma2 3 24 0>;
583 dmas = <&sdma2 0 24 0>, <&sdma2 1 24 0>;
730 sdma2: dma-controller@302c0000 { label
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v5_2.c1336 u32 sdma0, sdma1, sdma2, sdma3; in sdma_v5_2_wait_for_idle() local
1342 sdma2 = RREG32(sdma_v5_2_get_reg_offset(adev, 2, mmSDMA0_STATUS_REG)); in sdma_v5_2_wait_for_idle()
1345 if (sdma0 & sdma1 & sdma2 & sdma3 & SDMA0_STATUS_REG__IDLE_MASK) in sdma_v5_2_wait_for_idle()