Home
last modified time | relevance | path

Searched refs:qos_level_high_wm (Results 1 – 16 of 16) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer_debug.c159 …(s->qos_level_high_wm * frac) / ref_clk_mhz / frac, (s->qos_level_high_wm * frac) / ref_clk_mhz % … in dcn10_get_hubp_states()
179 …(s->qos_level_high_wm * frac) / ref_clk_mhz / frac, (s->qos_level_high_wm * frac) / ref_clk_mhz % … in dcn10_get_hubp_states()
312 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_get_ttu_states()
H A Ddcn10_hubp.c653 QoS_LEVEL_HIGH_WM, ttu_attr->qos_level_high_wm); in hubp1_program_deadline()
992 QoS_LEVEL_HIGH_WM, &ttu_attr->qos_level_high_wm); in hubp1_read_state_common()
1056 QoS_LEVEL_HIGH_WM, &s->qos_level_high_wm); in hubp1_read_state_common()
H A Ddcn10_hubp.h688 uint32_t qos_level_high_wm; member
H A Ddcn10_hw_sequencer.c199 DTN_INFO_MICRO_SEC(s->qos_level_high_wm); in dcn10_log_hubp_states()
271 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_log_hubp_states()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn21/
H A Ddcn21_hubp.c478 QoS_LEVEL_HIGH_WM, &ttu_attr.qos_level_high_wm); in hubp21_validate_dml_output()
483 if (ttu_attr.qos_level_high_wm != dml_ttu_attr->qos_level_high_wm) in hubp21_validate_dml_output()
485 dml_ttu_attr->qos_level_high_wm, ttu_attr.qos_level_high_wm); in hubp21_validate_dml_output()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_hubp.c146 QoS_LEVEL_HIGH_WM, ttu_attr->qos_level_high_wm); in hubp2_program_deadline()
1225 QoS_LEVEL_HIGH_WM, &ttu_attr->qos_level_high_wm); in hubp2_read_state_common()
1289 QoS_LEVEL_HIGH_WM, &s->qos_level_high_wm); in hubp2_read_state_common()
1564 QoS_LEVEL_HIGH_WM, &ttu_attr.qos_level_high_wm); in hubp2_validate_dml_output()
1569 if (ttu_attr.qos_level_high_wm != dml_ttu_attr->qos_level_high_wm) in hubp2_validate_dml_output()
1571 dml_ttu_attr->qos_level_high_wm, ttu_attr.qos_level_high_wm); in hubp2_validate_dml_output()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_rq_dlg_helpers.c337 ttu_regs->qos_level_high_wm); in print__ttu_regs_st()
H A Ddisplay_mode_structs.h675 unsigned int qos_level_high_wm; member
H A Ddml1_display_rq_dlg_calc.c1911 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml1_rq_dlg_get_dlg_params()
1913 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml1_rq_dlg_get_dlg_params()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_rq_dlg_calc_32.c543 ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal * ref_freq_to_pix_freq); in dml32_rq_dlg_get_dlg_reg()
608 ASSERT(ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml32_rq_dlg_get_dlg_reg()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_rq_dlg_calc_30.c1723 disp_ttu_regs->qos_level_high_wm = (unsigned int)(4.0 * (double)htotal in dml_rq_dlg_get_dlg_params()
1725 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_rq_dlg_calc_21.c1638 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml_rq_dlg_get_dlg_params()
1640 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_rq_dlg_calc_31.c1542 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal * ref_freq_to_pix_freq); in dml_rq_dlg_get_dlg_params()
1543 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_rq_dlg_calc_314.c1630 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal * ref_freq_to_pix_freq); in dml_rq_dlg_get_dlg_params()
1631 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_rq_dlg_calc_20v2.c1531 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml20v2_rq_dlg_get_dlg_params()
H A Ddisplay_rq_dlg_calc_20.c1530 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal in dml20_rq_dlg_get_dlg_params()