Home
last modified time | relevance | path

Searched refs:pll_id (Results 1 – 25 of 118) sorted by relevance

12345

/openbmc/linux/sound/soc/uniphier/
H A Daio-cpu.c23 static bool is_valid_pll(struct uniphier_aio_chip *chip, int pll_id) in is_valid_pll() argument
27 if (pll_id < 0 || chip->num_plls <= pll_id) { in is_valid_pll()
28 dev_err(dev, "PLL(%d) is not supported\n", pll_id); in is_valid_pll()
32 return chip->plls[pll_id].enable; in is_valid_pll()
128 static int find_divider(struct uniphier_aio *aio, int pll_id, unsigned int freq) in find_divider() argument
135 if (!is_valid_pll(aio->chip, pll_id)) in find_divider()
138 pll = &aio->chip->plls[pll_id]; in find_divider()
152 int pll_id, div_id; in uniphier_aio_set_sysclk() local
158 pll_id = AUD_PLL_A1; in uniphier_aio_set_sysclk()
161 pll_id = AUD_PLL_F1; in uniphier_aio_set_sysclk()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_pll.c281 if (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID) in amdgpu_pll_get_use_mask()
282 pll_in_use |= (1 << test_amdgpu_crtc->pll_id); in amdgpu_pll_get_use_mask()
309 if (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID) in amdgpu_pll_get_shared_dp_ppll()
310 return test_amdgpu_crtc->pll_id; in amdgpu_pll_get_shared_dp_ppll()
346 if (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID) in amdgpu_pll_get_shared_nondp_ppll()
347 return test_amdgpu_crtc->pll_id; in amdgpu_pll_get_shared_nondp_ppll()
354 (test_amdgpu_crtc->pll_id != ATOM_PPLL_INVALID)) in amdgpu_pll_get_shared_nondp_ppll()
355 return test_amdgpu_crtc->pll_id; in amdgpu_pll_get_shared_nondp_ppll()
H A Datombios_crtc.c242 int pll_id, in amdgpu_atombios_crtc_program_ss() argument
265 pll_id == adev->mode_info.crtcs[i]->pll_id) { in amdgpu_atombios_crtc_program_ss()
279 switch (pll_id) { in amdgpu_atombios_crtc_program_ss()
563 static bool is_pixel_clock_source_from_pll(u32 encoder_mode, int pll_id) in is_pixel_clock_source_from_pll() argument
566 if (pll_id < ATOM_EXT_PLL1) in is_pixel_clock_source_from_pll()
577 int pll_id, in amdgpu_atombios_crtc_program_pll() argument
612 args.v1.ucPpll = pll_id; in amdgpu_atombios_crtc_program_pll()
622 args.v2.ucPpll = pll_id; in amdgpu_atombios_crtc_program_pll()
632 args.v3.ucPpll = pll_id; in amdgpu_atombios_crtc_program_pll()
651 (pll_id < ATOM_EXT_PLL1)) in amdgpu_atombios_crtc_program_pll()
[all …]
/openbmc/u-boot/drivers/clk/
H A Dclk_stm32mp1.c835 int pll_id) in pll_get_fref_ck() argument
843 selr = readl(priv->base + pll[pll_id].rckxselr); in pll_get_fref_ck()
846 refclk = stm32mp1_clk_get_fixed(priv, pll[pll_id].refclk[src]); in pll_get_fref_ck()
848 pll_id, selr, (u32)(refclk / 1000)); in pll_get_fref_ck()
860 int pll_id) in pll_get_fvco() argument
867 cfgr1 = readl(priv->base + pll[pll_id].pllxcfgr1); in pll_get_fvco()
868 fracr = readl(priv->base + pll[pll_id].pllxfracr); in pll_get_fvco()
874 pll_id, cfgr1, fracr, divn, divm); in pll_get_fvco()
876 refclk = pll_get_fref_ck(priv, pll_id); in pll_get_fvco()
892 debug("PLL%d : %s = %ld\n", pll_id, __func__, fvco); in pll_get_fvco()
[all …]
/openbmc/linux/drivers/gpu/drm/radeon/
H A Datombios_crtc.c395 static void atombios_disable_ss(struct radeon_device *rdev, int pll_id) in atombios_disable_ss() argument
400 switch (pll_id) { in atombios_disable_ss()
416 switch (pll_id) { in atombios_disable_ss()
445 int pll_id, in atombios_crtc_program_ss() argument
468 pll_id == rdev->mode_info.crtcs[i]->pll_id) { in atombios_crtc_program_ss()
483 switch (pll_id) { in atombios_crtc_program_ss()
502 switch (pll_id) { in atombios_crtc_program_ss()
524 args.v1.ucPpll = pll_id; in atombios_crtc_program_ss()
529 atombios_disable_ss(rdev, pll_id); in atombios_crtc_program_ss()
540 atombios_disable_ss(rdev, pll_id); in atombios_crtc_program_ss()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/
H A Ddce112_clk_mgr.c86 dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS; in dce112_set_clock()
107 (dce_clk_params.pll_id == in dce112_set_clock()
140 dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS; in dce112_set_dispclk()
175 dce_clk_params.pll_id = CLOCK_SOURCE_ID_DFS; in dce112_set_dprefclk()
180 (dce_clk_params.pll_id == in dce112_set_dprefclk()
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-pllfh.c50 int num_fhs, int pll_id) in get_pllfh_by_id() argument
55 if (pllfhs[i].data.pll_id == pll_id) in get_pllfh_by_id()
66 u32 num_clocks, pll_id, ssc_rate; in fhctl_parse_dt() local
92 of_property_read_u32_index(node, "clocks", offset + 1, &pll_id); in fhctl_parse_dt()
97 pllfh = get_pllfh_by_id(pllfhs, num_fhs, pll_id); in fhctl_parse_dt()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/bios/
H A Dcommand_table.c557 uint32_t pll_id; in transmitter_control_v3() local
579 if (!cmd->clock_source_id_to_atom(cntl->pll_id, &pll_id)) in transmitter_control_v3()
675 params.acConfig.ucRefClkSource = (uint8_t)pll_id; in transmitter_control_v3()
711 if (!cmd->clock_source_id_to_ref_clk_src(cntl->pll_id, &ref_clk_src_id)) in transmitter_control_v4()
825 cmd->clock_source_id_to_atom_phy_clk_src_id(cntl->pll_id); in transmitter_control_v1_5()
984 if (CLOCK_SOURCE_ID_PLL1 == bp_params->pll_id) in set_pixel_clock_v3()
986 else if (CLOCK_SOURCE_ID_PLL2 == bp_params->pll_id) in set_pixel_clock_v3()
1053 uint32_t pll_id; in set_pixel_clock_v5() local
1057 if (bp->cmd_helper->clock_source_id_to_atom(bp_params->pll_id, &pll_id) in set_pixel_clock_v5()
1061 clk.sPCLKInput.ucPpll = (uint8_t)pll_id; in set_pixel_clock_v5()
[all …]
H A Dcommand_table2.c442 uint32_t pll_id; in set_pixel_clock_v7() local
446 if (bp->cmd_helper->clock_source_id_to_atom(bp_params->pll_id, &pll_id) in set_pixel_clock_v7()
469 clk.pll_id = (uint8_t) pll_id; in set_pixel_clock_v7()
489 pll_id, bp_params->color_depth); in set_pixel_clock_v7()
886 if (!cmd->clock_source_id_to_atom(bp_params->pll_id, &atom_pll_id) || in set_dce_clock_v2_1()
/openbmc/linux/drivers/gpu/drm/amd/display/include/
H A Dbios_parser_types.h151 enum clock_source_id pll_id; /* needed for DCE 4.0 */ member
219 enum clock_source_id pll_id; /* Clock Source Id */ member
267 enum clock_source_id pll_id; /* Clock Source Id */ member
294 enum clock_source_id pll_id; member
/openbmc/linux/sound/soc/codecs/
H A Dadav80x.c622 static int adav80x_set_pll(struct snd_soc_component *component, int pll_id, in adav80x_set_pll() argument
657 pll_ctrl2 |= ADAV80X_PLL_CTRL2_DOUB(pll_id); in adav80x_set_pll()
664 pll_ctrl2 |= ADAV80X_PLL_CTRL2_FS_32(pll_id); in adav80x_set_pll()
667 pll_ctrl2 |= ADAV80X_PLL_CTRL2_FS_44(pll_id); in adav80x_set_pll()
670 pll_ctrl2 |= ADAV80X_PLL_CTRL2_FS_48(pll_id); in adav80x_set_pll()
679 ADAV80X_PLL_CTRL2_PLL_MASK(pll_id), pll_ctrl2); in adav80x_set_pll()
683 pll_src = ADAV80X_PLL_CLK_SRC_PLL_MCLKI(pll_id); in adav80x_set_pll()
685 pll_src = ADAV80X_PLL_CLK_SRC_PLL_XIN(pll_id); in adav80x_set_pll()
688 ADAV80X_PLL_CLK_SRC_PLL_MASK(pll_id), pll_src); in adav80x_set_pll()
H A Dadau1373.c552 unsigned int pll_id = w->name[3] - '1'; in adau1373_pll_event() local
560 regmap_update_bits(adau1373->regmap, ADAU1373_PLL_CTRL6(pll_id), in adau1373_pll_event()
1251 static int adau1373_set_pll(struct snd_soc_component *component, int pll_id, in adau1373_set_pll() argument
1259 switch (pll_id) { in adau1373_set_pll()
1304 regmap_update_bits(adau1373->regmap, ADAU1373_PLL_CTRL6(pll_id), in adau1373_set_pll()
1307 regmap_update_bits(adau1373->regmap, ADAU1373_PLL_CTRL6(pll_id), in adau1373_set_pll()
1312 regmap_write(adau1373->regmap, ADAU1373_DPLL_CTRL(pll_id), in adau1373_set_pll()
1314 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL1(pll_id), pll_regs[0]); in adau1373_set_pll()
1315 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL2(pll_id), pll_regs[1]); in adau1373_set_pll()
1316 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL3(pll_id), pll_regs[2]); in adau1373_set_pll()
[all …]
/openbmc/linux/sound/soc/fsl/
H A Dfsl-asoc-card.c57 int pll_id; member
210 if (codec_priv->pll_id >= 0 && codec_priv->fll_id >= 0) { in fsl_asoc_card_hw_params()
217 codec_priv->pll_id, in fsl_asoc_card_hw_params()
252 if (!priv->streams && codec_priv->pll_id >= 0 && codec_priv->fll_id >= 0) { in fsl_asoc_card_hw_free()
264 codec_priv->pll_id, 0, 0, 0); in fsl_asoc_card_hw_free()
629 priv->codec_priv.pll_id = -1; in fsl_asoc_card_probe()
664 priv->codec_priv.pll_id = WM8962_FLL; in fsl_asoc_card_probe()
669 priv->codec_priv.pll_id = WM8960_SYSCLK_AUTO; in fsl_asoc_card_probe()
703 priv->codec_priv.pll_id = WM8994_FLL1; in fsl_asoc_card_probe()
711 priv->codec_priv.pll_id = NAU8822_CLK_PLL; in fsl_asoc_card_probe()
/openbmc/linux/drivers/mfd/
H A Dtwl6040.c368 int twl6040_set_pll(struct twl6040 *twl6040, int pll_id, in twl6040_set_pll() argument
380 if (pll_id != twl6040->pll) { in twl6040_set_pll()
385 switch (pll_id) { in twl6040_set_pll()
409 if (twl6040->pll == pll_id) in twl6040_set_pll()
475 if (pll_id != twl6040->pll) in twl6040_set_pll()
497 dev_err(twl6040->dev, "unknown pll id %d\n", pll_id); in twl6040_set_pll()
503 twl6040->pll = pll_id; in twl6040_set_pll()
/openbmc/u-boot/drivers/clk/rockchip/
H A Dclk_rk3036.c47 int pll_id = rk_pll_id(clk_id); in rkclk_set_pll() local
48 struct rk3036_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
174 int pll_id = rk_pll_id(clk_id); in rkclk_pll_get_rate() local
175 struct rk3036_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
H A Dclk_rk322x.c44 int pll_id = rk_pll_id(clk_id); in rkclk_set_pll() local
45 struct rk322x_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
175 int pll_id = rk_pll_id(clk_id); in rkclk_pll_get_rate() local
176 struct rk322x_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
H A Dclk_rk3188.c88 int pll_id = rk_pll_id(clk_id); in rkclk_set_pll() local
89 struct rk3188_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
230 int pll_id = rk_pll_id(clk_id); in rkclk_pll_get_rate() local
231 struct rk3188_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
H A Dclk_rk3128.c41 int pll_id = rk_pll_id(clk_id); in rkclk_set_pll() local
42 struct rk3128_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
243 int pll_id = rk_pll_id(clk_id); in rkclk_pll_get_rate() local
244 struct rk3128_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
H A Dclk_rk3368.c62 enum rk3368_pll_id pll_id) in rkclk_pll_get_rate() argument
66 struct rk3368_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
88 static int rkclk_set_pll(struct rk3368_cru *cru, enum rk3368_pll_id pll_id, in rkclk_set_pll() argument
91 struct rk3368_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
/openbmc/linux/sound/soc/qcom/
H A Dsc7180.c144 int pll_id, pll_source, pll_in, pll_out, clk_id, ret; in sc7180_snd_startup() local
148 pll_id = 0; in sc7180_snd_startup()
154 pll_id = RT5682S_PLL2; in sc7180_snd_startup()
175 ret = snd_soc_dai_set_pll(codec_dai, pll_id, pll_source, in sc7180_snd_startup()
/openbmc/qemu/hw/misc/
H A Dstm32l4x5_rcc.c741 static void rcc_update_pllsaixcfgr(Stm32l4x5RccState *s, RccPll pll_id) in rcc_update_pllsaixcfgr() argument
744 switch (pll_id) { in rcc_update_pllsaixcfgr()
756 "%s: Invalid PLL ID: %u\n", __func__, pll_id); in rcc_update_pllsaixcfgr()
766 pll_set_channel_divider(&s->plls[pll_id], RCC_PLL_COMMON_CHANNEL_P, in rcc_update_pllsaixcfgr()
769 pll_set_channel_divider(&s->plls[pll_id], RCC_PLL_COMMON_CHANNEL_P, in rcc_update_pllsaixcfgr()
776 pll_set_channel_divider(&s->plls[pll_id], RCC_PLL_COMMON_CHANNEL_R, in rcc_update_pllsaixcfgr()
781 pll_set_channel_enable(&s->plls[pll_id], RCC_PLL_COMMON_CHANNEL_R, val); in rcc_update_pllsaixcfgr()
785 pll_set_channel_divider(&s->plls[pll_id], RCC_PLL_COMMON_CHANNEL_Q, in rcc_update_pllsaixcfgr()
790 pll_set_channel_enable(&s->plls[pll_id], RCC_PLL_COMMON_CHANNEL_Q, val); in rcc_update_pllsaixcfgr()
794 pll_set_channel_enable(&s->plls[pll_id], RCC_PLL_COMMON_CHANNEL_P, val); in rcc_update_pllsaixcfgr()
[all …]
/openbmc/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Ddss.c166 void dss_ctrl_pll_enable(enum dss_pll_id pll_id, bool enable) in dss_ctrl_pll_enable() argument
176 switch (pll_id) { in dss_ctrl_pll_enable()
187 DSSERR("illegal DSS PLL ID %d\n", pll_id); in dss_ctrl_pll_enable()
195 void dss_ctrl_pll_set_control_mux(enum dss_pll_id pll_id, in dss_ctrl_pll_set_control_mux() argument
207 switch (pll_id) { in dss_ctrl_pll_set_control_mux()
221 switch (pll_id) { in dss_ctrl_pll_set_control_mux()
237 switch (pll_id) { in dss_ctrl_pll_set_control_mux()
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_pch_display.c494 enum intel_dpll_id pll_id; in ilk_pch_get_config() local
515 pll_id = (enum intel_dpll_id) pipe; in ilk_pch_get_config()
519 pll_id = DPLL_ID_PCH_PLL_B; in ilk_pch_get_config()
521 pll_id = DPLL_ID_PCH_PLL_A; in ilk_pch_get_config()
524 crtc_state->shared_dpll = intel_get_shared_dpll_by_id(dev_priv, pll_id); in ilk_pch_get_config()
/openbmc/linux/sound/soc/intel/boards/
H A Dglk_rt5682_max98357a.c158 int pll_id, pll_source, clk_id, ret; in geminilake_rt5682_codec_init() local
161 pll_id = RT5682S_PLL2; in geminilake_rt5682_codec_init()
165 pll_id = RT5682_PLL1; in geminilake_rt5682_codec_init()
170 ret = snd_soc_dai_set_pll(codec_dai, pll_id, pll_source, in geminilake_rt5682_codec_init()
/openbmc/linux/drivers/clk/at91/
H A Dsama7g5.c372 int pll_id; member
561 int pll_id; member
1120 u8 pll_id = sama7g5_mckx[i].ep[j].pll_id; in sama7g5_pmc_setup() local
1123 tmp_parent_hws[j] = sama7g5_plls[pll_id][pll_compid].hw; in sama7g5_pmc_setup()
1216 u8 pll_id = sama7g5_gck[i].pp[j].pll_id; in sama7g5_pmc_setup() local
1219 tmp_parent_hws[j] = sama7g5_plls[pll_id][pll_compid].hw; in sama7g5_pmc_setup()

12345