Home
last modified time | relevance | path

Searched refs:pex (Results 1 – 20 of 20) sorted by relevance

/openbmc/u-boot/arch/powerpc/cpu/mpc83xx/
H A Dpcie.c56 pex83xx_t *pex = &immr->pciexp[pcie_priv->index]; in mpc83xx_pcie_remap_cfg() local
57 struct pex_outbound_window *out_win = &pex->bridge.pex_outbound_win[0]; in mpc83xx_pcie_remap_cfg()
180 pex83xx_t *pex = &immr->pciexp[bus]; in mpc83xx_pcie_init_bus() local
191 out_le32(&pex->bridge.pex_csb_ctrl, in mpc83xx_pcie_init_bus()
192 in_le32(&pex->bridge.pex_csb_ctrl) | PEX_CSB_CTRL_OBPIOE | in mpc83xx_pcie_init_bus()
196 out_le32(&pex->bridge.pex_csb_obctrl, PEX_CSB_OBCTRL_PIOE | in mpc83xx_pcie_init_bus()
200 out_win = &pex->bridge.pex_outbound_win[0]; in mpc83xx_pcie_init_bus()
213 out_win = &pex->bridge.pex_outbound_win[i + 1]; in mpc83xx_pcie_init_bus()
225 out_le32(&pex->bridge.pex_csb_ibctrl, PEX_CSB_IBCTRL_PIOE); in mpc83xx_pcie_init_bus()
232 in_win = &pex->bridge.pex_inbound_win[i]; in mpc83xx_pcie_init_bus()
[all …]
/openbmc/u-boot/arch/arm/mach-mvebu/serdes/axp/
H A Dboard_env_spec.h164 #define SCR_PEX_ENA_OFFS(pex) ((pex) & 0x3) argument
165 #define SCR_PEX_ENA_MASK(pex) (1 << pex) argument
170 #define SCR_PEX_4BY1_OFFS(pex) ((pex) + 7) argument
171 #define SCR_PEX_4BY1_MASK(pex) (1 << SCR_PEX_4BY1_OFFS(pex)) argument
/openbmc/u-boot/Documentation/devicetree/bindings/misc/
H A Dfsl,mpc83xx-serdes.txt11 "sata", "pex", "pex-x2", "sgmii"
21 proto = "pex";
/openbmc/u-boot/arch/arm/dts/
H A Dtegra20-trimslice.dts36 avdd-pex-supply = <&pci_vdd_reg>;
37 vdd-pex-supply = <&pci_vdd_reg>;
38 avdd-pex-pll-supply = <&pci_vdd_reg>;
40 vddio-pex-clk-supply = <&pci_clk_reg>;
H A Dtegra124-jetson-tk1.dts35 avddio-pex-supply = <&vdd_1v05_run>;
36 dvddio-pex-supply = <&vdd_1v05_run>;
37 avdd-pex-pll-supply = <&vdd_1v05_run>;
38 hvdd-pex-supply = <&vdd_3v3_lp0>;
39 hvdd-pex-pll-e-supply = <&vdd_3v3_lp0>;
40 vddio-pex-ctl-supply = <&vdd_3v3_lp0>;
H A Dtegra124-cei-tk1-som.dts35 avddio-pex-supply = <&vdd_1v05_run>;
36 dvddio-pex-supply = <&vdd_1v05_run>;
37 avdd-pex-pll-supply = <&vdd_1v05_run>;
38 hvdd-pex-supply = <&vdd_3v3_lp0>;
39 hvdd-pex-pll-e-supply = <&vdd_3v3_lp0>;
40 vddio-pex-ctl-supply = <&vdd_3v3_lp0>;
H A Dtegra30-apalis.dts41 avdd-pex-pll-supply = <&vdd2_reg>;
43 vddio-pex-ctl-supply = <&sys_3v3_reg>;
44 hvdd-pex-supply = <&sys_3v3_reg>;
H A Dtegra30-beaver.dts38 avdd-pex-pll-supply = <&ldo1_reg>;
40 vddio-pex-ctl-supply = <&sys_3v3_reg>;
41 hvdd-pex-supply = <&sys_3v3_pexs_reg>;
H A Dtegra30-cardhu.dts36 avdd-pex-pll-supply = <&ldo1_reg>;
37 hvdd-pex-supply = <&pex_hvdd_3v3_reg>;
38 vddio-pex-ctl-supply = <&sys_3v3_reg>;
H A Dtegra20-harmony.dts605 avdd-pex-supply = <&pci_vdd_reg>;
606 vdd-pex-supply = <&pci_vdd_reg>;
607 avdd-pex-pll-supply = <&pci_vdd_reg>;
609 vddio-pex-clk-supply = <&pci_clk_reg>;
H A Dtegra186.dtsi249 clock-names = "pex", "afi";
253 reset-names = "pex", "afi", "pcie_x";
H A Dtegra124-apalis.dts82 avddio-pex-supply = <&vdd_1v05>;
83 avdd-pex-pll-supply = <&vdd_1v05>;
85 dvddio-pex-supply = <&vdd_1v05>;
86 hvdd-pex-pll-e-supply = <&reg_3v3>;
87 hvdd-pex-supply = <&reg_3v3>;
88 vddio-pex-ctl-supply = <&reg_3v3>;
1916 avddio-pex-supply = <&vdd_1v05>;
1921 dvddio-pex-supply = <&vdd_1v05>;
H A Dtegra20.dtsi611 clock-names = "pex", "afi", "pll_e";
615 reset-names = "pex", "afi", "pcie_x";
H A Dtegra210.dtsi43 clock-names = "pex", "afi", "pll_e", "cml";
47 reset-names = "pex", "afi", "pcie_x";
H A Dtegra30.dtsi43 clock-names = "pex", "afi", "pll_e", "cml";
47 reset-names = "pex", "afi", "pcie_x";
H A Dtegra124.dtsi46 clock-names = "pex", "afi", "pll_e", "cml";
50 reset-names = "pex", "afi", "pcie_x";
/openbmc/qemu/hw/pci-host/
H A Dgpex.c95 PCIExpressHost *pex = PCIE_HOST_BRIDGE(dev); in gpex_host_realize() local
100 pcie_host_mmcfg_init(pex, PCIE_MMCFG_SIZE_MAX); in gpex_host_realize()
101 sysbus_init_mmio(sbd, &pex->mmio); in gpex_host_realize()
H A Dxilinx-pcie.c116 PCIExpressHost *pex = PCIE_HOST_BRIDGE(dev); in xilinx_pcie_host_realize() local
121 pcie_host_mmcfg_init(pex, s->cfg_size); in xilinx_pcie_host_realize()
133 sysbus_init_mmio(sbd, &pex->mmio); in xilinx_pcie_host_realize()
/openbmc/qemu/hw/net/can/
H A Dctu_can_fd_regs.h143 uint32_t pex : 1; member
147 uint32_t pex : 1;
/openbmc/u-boot/arch/powerpc/include/asm/
H A Dfsl_liodn.h105 SET_GUTS_LIODN(compat, liodn, pex##pciNum##liodnr,\