Home
last modified time | relevance | path

Searched refs:mscr (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/edac/
H A Dcpc925_edac.c867 u32 mscr; in cpc925_get_sdram_scrub_rate() local
870 mscr = __raw_readl(pdata->vbase + REG_MSCR_OFFSET); in cpc925_get_sdram_scrub_rate()
871 si = (mscr & MSCR_SI_MASK) >> MSCR_SI_SHIFT; in cpc925_get_sdram_scrub_rate()
873 edac_dbg(0, "Mem Scrub Ctrl Register 0x%x\n", mscr); in cpc925_get_sdram_scrub_rate()
875 if (((mscr & MSCR_SCRUB_MOD_MASK) != MSCR_BACKGR_SCRUB) || in cpc925_get_sdram_scrub_rate()
/openbmc/qemu/hw/net/
H A Dmcf_fec.c49 uint32_t mscr; member
308 s->mscr = 0; in mcf_fec_reset()
371 case 0x044: return s->mscr; in mcf_fec_read()
437 s->mscr = value & 0xfe; in mcf_fec_write()
/openbmc/u-boot/arch/m68k/include/asm/
H A Dfec.h117 u32 mscr; /* 0x44 */ member
153 u32 mscr;
H A Dfsl_mcdmafec.h23 u32 mscr; /* 0x044 */ member
/openbmc/linux/drivers/net/ethernet/dlink/
H A Ddl2k.c1492 __u16 mscr; in mii_get_media() local
1508 mscr = mii_read (dev, phy_addr, MII_CTRL1000); in mii_get_media()
1510 if (mscr & ADVERTISE_1000FULL && mssr & LPA_1000FULL) { in mii_get_media()
1514 } else if (mscr & ADVERTISE_1000HALF && mssr & LPA_1000HALF) { in mii_get_media()
1652 mscr = mii_read (dev, phy_addr, MII_CTRL1000); in mii_set_media()
1653 mscr |= MII_MSCR_CFG_ENABLE; in mii_set_media()
1654 mscr &= ~MII_MSCR_CFG_VALUE = 0; in mii_set_media()
/openbmc/u-boot/drivers/net/
H A Dfsl_mcdmafec.c117 printf("mii_speed %x - %x\n", (int)&fecp->mscr, fecp->mscr); in dbg_fec_regs()
H A Dmcfmii.c234 fecp->mscr = miispd << 1; in __mii_init()
H A Dmcffec.c258 printf("mii_speed %x - %x\n", (int)&fecp->mscr, fecp->mscr); in dbgFecRegs()
/openbmc/linux/drivers/net/phy/
H A Dmarvell.c548 int mscr; in m88e1121_config_aneg_rgmii_delays() local
551 mscr = MII_88E1121_PHY_MSCR_RX_DELAY | in m88e1121_config_aneg_rgmii_delays()
554 mscr = MII_88E1121_PHY_MSCR_RX_DELAY; in m88e1121_config_aneg_rgmii_delays()
556 mscr = MII_88E1121_PHY_MSCR_TX_DELAY; in m88e1121_config_aneg_rgmii_delays()
558 mscr = 0; in m88e1121_config_aneg_rgmii_delays()
562 MII_88E1121_PHY_MSCR_DELAY_MASK, mscr); in m88e1121_config_aneg_rgmii_delays()