Home
last modified time | relevance | path

Searched refs:mmDC_PINSTRAPS (Results 1 – 23 of 23) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_resource.c677 reg_val = dm_read_reg_soc15(ctx, mmDC_PINSTRAPS, 0); in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_resource.c838 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn302/
H A Ddcn302_resource.c930 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn303/
H A Ddcn303_resource.c857 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_resource.c812 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn301/
H A Ddcn301_resource.c933 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn21/
H A Ddcn21_resource.c1102 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h2465 #define mmDC_PINSTRAPS 0x1917 macro
H A Ddce_8_0_d.h1279 #define mmDC_PINSTRAPS 0x1917 macro
H A Ddce_10_0_d.h1566 #define mmDC_PINSTRAPS 0x4818 macro
H A Ddce_11_0_d.h1391 #define mmDC_PINSTRAPS 0x4818 macro
H A Ddce_11_2_d.h1471 #define mmDC_PINSTRAPS 0x4818 macro
H A Ddce_12_0_offset.h1844 #define mmDC_PINSTRAPS macro
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_resource.c963 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_resource.c988 generic_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX), in read_dce_straps()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5938 #define mmDC_PINSTRAPS macro
H A Ddcn_3_0_3_offset.h5469 #define mmDC_PINSTRAPS macro
H A Ddcn_3_0_1_offset.h9124 #define mmDC_PINSTRAPS macro
H A Ddcn_2_1_0_offset.h11349 #define mmDC_PINSTRAPS macro
H A Ddcn_1_0_offset.h10389 #define mmDC_PINSTRAPS macro
H A Ddcn_3_0_2_offset.h11429 #define mmDC_PINSTRAPS macro
H A Ddcn_2_0_0_offset.h12766 #define mmDC_PINSTRAPS macro
H A Ddcn_3_0_0_offset.h12577 #define mmDC_PINSTRAPS macro