Home
last modified time | relevance | path

Searched refs:mcc (Results 1 – 7 of 7) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dgdbstub.c52 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_gdb_read_register() local
65 switch (mcc->def->misa_mxl_max) { in riscv_cpu_gdb_read_register()
79 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_gdb_write_register() local
85 switch (mcc->def->misa_mxl_max) { in riscv_cpu_gdb_write_register()
256 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_gen_dynamic_csr_feature() local
261 int bitsize = riscv_cpu_max_xlen(mcc); in riscv_gen_dynamic_csr_feature()
344 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_register_gdb_regs_for_features() local
362 switch (mcc->def->misa_mxl_max) { in riscv_cpu_register_gdb_regs_for_features()
/openbmc/qemu/target/hexagon/
H A Dcpu.c291 HexagonCPUClass *mcc = HEXAGON_CPU_GET_CLASS(obj); in hexagon_cpu_reset_hold() local
294 if (mcc->parent_phases.hold) { in hexagon_cpu_reset_hold()
295 mcc->parent_phases.hold(obj, type); in hexagon_cpu_reset_hold()
313 HexagonCPUClass *mcc = HEXAGON_CPU_GET_CLASS(dev); in hexagon_cpu_realize() local
329 mcc->parent_realize(dev, errp); in hexagon_cpu_realize()
355 HexagonCPUClass *mcc = HEXAGON_CPU_CLASS(c); in hexagon_cpu_class_init() local
361 &mcc->parent_realize); in hexagon_cpu_class_init()
365 &mcc->parent_phases); in hexagon_cpu_class_init()
/openbmc/openpower-hw-diags/test/
H A Dpdbg-test.dts89 compatible = "ibm,power10-mcc";
94 ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-0";
103 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-0/omi-0";
145 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-0/omi-1";
183 compatible = "ibm,power10-mcc";
188 ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-1";
197 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-1/omi-0";
239 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-1/omi-1";
327 compatible = "ibm,power10-mcc";
332 ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-1/mi-0/mcc-0";
[all …]
/openbmc/openpower-hw-diags/util/
H A Dpdbg.cpp495 auto mcc = pdbg_target_parent("mcc", ocmb); in __isMaskedOcmb() local
496 if (nullptr == mcc) in __isMaskedOcmb()
504 if (getScom(getParentChip(mcc), addrs.at(getUnitPos(mcc)), val)) in __isMaskedOcmb()
/openbmc/qemu/target/mips/tcg/
H A Dop_helper.c333 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(cs); in mips_cpu_do_transaction_failed() local
338 } else if (!mcc->no_data_aborts) { in mips_cpu_do_transaction_failed()
/openbmc/u-boot/include/linux/
H A Dimmap_qe.h267 typedef struct mcc { struct
563 mcc_t mcc; /* mcc */ member
/openbmc/u-boot/drivers/net/
H A De1000.h981 uint64_t mcc; member