Home
last modified time | relevance | path

Searched refs:logic (Results 1 – 25 of 418) sorted by relevance

12345678910>>...17

/openbmc/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca9.dts216 /* Test Chip internal logic voltage */
225 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
234 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
261 /* Local board supply for miscellaneous logic external to the Test Chip */
270 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
277 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
284 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
291 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
/openbmc/linux/Documentation/driver-api/media/
H A Ddtv-core.rst10 implement the digital demux logic (either in software or in hardware);
14 - A tuner driver that implements the logic which commands the part of
19 - A demodulator driver (a.k.a "demod") that implements the logic which
/openbmc/u-boot/doc/device-tree-bindings/usb/
H A Ddwc3-st.txt1 ST DWC3 glue logic
4 This driver controls the glue logic used to configure the dwc3 core on
9 - reg : glue logic base address and USB syscfg ctrl register offset
/openbmc/linux/Documentation/misc-devices/
H A Dbh1770glc.rst22 interface and interrupt logic. In principle they can run on their own,
25 ALS produces 16 bit lux values. The chip contains interrupt logic to produce
57 Uses counting logic
110 Uses counting logic
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Ddwc3-st.txt1 ST DWC3 glue logic
4 This driver controls the glue logic used to configure the dwc3 core on
9 - reg : glue logic base address and USB syscfg ctrl register offset
/openbmc/linux/Documentation/driver-api/media/drivers/
H A Dpvrusb2.rst76 pvrusb2-audio.[ch] - This is glue logic that resides between this
101 pvrusb2-eeprom.[ch] - This is glue logic that resides between this
107 device. It is a crude echo of corresponding logic in ivtv,
125 pvrusb2-hdw.c - This module implements all the various bits of logic
130 pvrusb2-i2c-chips-\*.c - These modules implement the glue logic to
134 implement just the logic that makes sense for a pure V4L
156 glue logic which is coordinated by pvrusb2-hdw, doled out by
180 pvrusb2-tuner.[ch] - This is glue logic that resides between this
194 pvrusb2-video-\*.[ch] - This is glue logic that resides between this
/openbmc/ipmitool/src/plugins/lanplus/
H A DREADME.sol12 The high end SOL logic is implemented in src/ipmitool/lib/ipmi_sol.c. SOL
30 not acknowledged. The transport layer in lanplus.c handles the logic
45 The standard code path for SOL logic follows:
69 well as a some logic to handle ack reception.
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/smarty/
H A Dsmarty_5.4.2.bb4 application logic. This implies that PHP code is application logic, and is \
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/libconfuse/files/
H A D0001-only-apply-search-path-logic-to-relative-pathnames.patch4 Subject: [PATCH] only apply search path logic to relative pathnames
7 lookup of absolute paths. So change the logic in cfg_searchpath() to
/openbmc/linux/Documentation/watchdog/
H A Dmlx-wdt.rst11 Mellanox watchdog device is implemented in a programmable logic device.
36 with new programmer logic device.
66 Programmable logic device registers have little-endian order.
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dtvp7002.txt25 Under normal operation, the field ID output is set to logic 1 for an odd field
26 (field 1) and set to logic 0 for an even field (field 0).
/openbmc/u-boot/doc/device-tree-bindings/memory-controllers/
H A Dk3-am654-ddrss.txt5 Synopys DDR controller, Synopsis DDR phy and wrapper logic to
17 - reg-names ss - Map the sub system wrapper logic region
/openbmc/linux/Documentation/networking/dsa/
H A Dbcm_sf2.rst84 hardware contains logic which will assert/de-assert link states accordingly for
101 - disabling packet processing logic
105 - turning off RGMII data processing logic when the link goes down
111 MAC controller wake-on logic. Whenever Wake-on-LAN is requested, an intersection
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-devtools/concurrencykit/concurrencykit/
H A D0001-configure-Fix-compoiler-detection-logic-for-cross-co.patch4 Subject: [PATCH] configure: Fix compoiler detection logic for
9 in opensource world if there are we can extend this logic
/openbmc/linux/Documentation/peci/
H A Dpeci.rst32 value is logic '0' or logic '1'. PECI Wire also includes variable data
/openbmc/u-boot/drivers/sysreset/
H A DKconfig22 Reset support via GPIO pin connected reset logic. This is used for
23 example on Microblaze where reset logic can be controlled via GPIO
/openbmc/webui-vue/docs/guide/unit-testing/
H A Dreadme.md142 functions that may not require testing unless there is getter logic. Any logic
148 functions that may not require testing unless there is mutation logic. Any logic
180 - If there is logic used for creating `RouteLink` items, we should unit test
/openbmc/openbmc/meta-security/recipes-ids/suricata/files/
H A DCVE-2024-37151.patch11 A logic error lead to the following scenario:
25 The logic error is that only for the first tracker in a row the `remove`
/openbmc/linux/drivers/gpu/drm/logicvc/
H A DKconfig11 DRM display driver for the logiCVC programmable logic block from Xylon
/openbmc/linux/drivers/net/ethernet/mellanox/mlxfw/
H A DKconfig10 flashing common logic.
/openbmc/linux/Documentation/driver-api/gpio/
H A Dintro.rst39 several dozen of them. Programmable logic devices (like FPGAs) can easily
56 input de-glitch/debounce logic, sometimes with software controls.
99 logic (low=true) perspective this is a "wire-OR".
115 The same logic can be applied to emulate open source signaling, by driving the
/openbmc/linux/Documentation/networking/device_drivers/ethernet/altera/
H A Daltera_tse.rst39 developer wishes to support their own soft DMA logic and driver support. Any
85 interrupt is driven by the transmit DMA logic. The driver handles the transmit
91 The driver will post receive buffers to the receive DMA logic during driver
93 underlying DMA logic (MSGDMA is able queue receive buffers, SGDMA is not able
94 to queue receive buffers to the SGDMA receive logic). When a packet is
95 received, the DMA logic generates an interrupt. The driver handles a receive
96 interrupt by obtaining the DMA receive logic status, reaping receive
/openbmc/u-boot/doc/device-tree-bindings/power/
H A Dtps65090.txt8 while the default logic is to stop charging.
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/libconfuse/
H A Dlibconfuse_3.3.bb8 SRC_URI += "file://0001-only-apply-search-path-logic-to-relative-pathnames.patch"
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Drockchip,rk3288-dmc.txt18 -logic-supply: this driver should adjust VDD_LOGIC according to dmc frequency, so need get logic-su…
133 logic-supply = <&vdd_logic>;

12345678910>>...17