| /openbmc/u-boot/board/sbc8548/ |
| H A D | sbc8548.c | 60 uint clkdiv, lbc_mhz, lcrr = CONFIG_SYS_LBC_LCRR; in local_bus_init() local
68 debug("LCRR=0x%x, CD=%d, MHz=%d\n", lcrr, clkdiv, lbc_mhz); in local_bus_init()
84 lcrr &= ~LCRR_EADC; in local_bus_init()
85 lcrr |= LCRR_EADC_2; in local_bus_init()
93 lcrr &= (~LCRR_DBYP); /* DLL Enabled */ in local_bus_init()
96 lcrr |= LCRR_DBYP; /* DLL Bypass */ in local_bus_init()
98 out_be32(&lbc->lcrr, lcrr); in local_bus_init()
105 lcrr = in_be32(&lbc->lcrr); in local_bus_init()
|
| /openbmc/u-boot/board/socrates/ |
| H A D | socrates.c | 141 uint lcrr = CONFIG_SYS_LBC_LCRR; in local_bus_init() local
144 clkdiv = lbc->lcrr & LCRR_CLKDIV; in local_bus_init()
149 lcrr &= ~LCRR_DBYP; /* DLL Enabled */ in local_bus_init()
151 lcrr |= LCRR_DBYP; /* DLL Bypass */ in local_bus_init()
153 out_be32 (&lbc->lcrr, lcrr); in local_bus_init()
|
| /openbmc/u-boot/board/freescale/mpc8555cds/ |
| H A D | mpc8555cds.c | 249 clkdiv = lbc->lcrr & LCRR_CLKDIV; in local_bus_init()
253 lbc->lcrr |= LCRR_DBYP; /* DLL Bypass */ in local_bus_init()
256 lbc->lcrr &= (~LCRR_DBYP); /* DLL Enabled */ in local_bus_init()
259 lbc->lcrr &= (~LCRR_DBYP); /* DLL Enabled */ in local_bus_init()
|
| /openbmc/u-boot/board/freescale/mpc8541cds/ |
| H A D | mpc8541cds.c | 251 clkdiv = lbc->lcrr & LCRR_CLKDIV; in local_bus_init()
255 lbc->lcrr |= LCRR_DBYP; /* DLL Bypass */ in local_bus_init()
258 lbc->lcrr &= (~LCRR_DBYP); /* DLL Enabled */ in local_bus_init()
261 lbc->lcrr &= (~LCRR_DBYP); /* DLL Enabled */ in local_bus_init()
|
| /openbmc/u-boot/arch/powerpc/cpu/mpc83xx/ |
| H A D | speed.c | 85 u32 lcrr; in get_clocks() local
394 lcrr = (im->im_lbc.lcrr & LCRR_CLKDIV) >> LCRR_CLKDIV_SHIFT; in get_clocks()
395 switch (lcrr) { in get_clocks()
399 lclk_clk = lbiu_clk / lcrr; in get_clocks()
|
| H A D | cpu_init.c | 234 clrsetbits_be32(&im->im_lbc.lcrr, lcrr_mask, lcrr_val); in cpu_init_f()
235 __raw_readl(&im->im_lbc.lcrr); in cpu_init_f()
|
| /openbmc/u-boot/board/freescale/mpc8569mds/ |
| H A D | mpc8569mds.c | 294 clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2; in local_bus_init()
304 out_be32(&lbc->lcrr, (u32)in_be32(&lbc->lcrr)| 0x00030000); in local_bus_init()
|
| /openbmc/u-boot/board/freescale/mpc8568mds/ |
| H A D | mpc8568mds.c | 136 clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2; in local_bus_init()
147 lbc->lcrr |= 0x00030000; in local_bus_init()
|
| /openbmc/u-boot/board/varisys/cyrus/ |
| H A D | cyrus.c | 64 out_be32(&lbc->lcrr, 0x80000000 | CONFIG_SYS_LBC_LCRR); in board_early_init_r()
|
| /openbmc/u-boot/board/freescale/mpc8548cds/ |
| H A D | mpc8548cds.c | 73 clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2; in local_bus_init()
84 lbc->lcrr |= 0x00030000; in local_bus_init()
|
| /openbmc/u-boot/arch/powerpc/include/asm/ |
| H A D | fsl_lbc.h | 471 #define get_lbc_lcrr() (in_be32(&(LBC_BASE_ADDR)->lcrr))
516 u32 lcrr; /* LBC Clock Ratio */ member
|
| /openbmc/u-boot/board/esd/vme8349/ |
| H A D | vme8349.c | 96 clrsetbits_be32(&im->im_lbc.lcrr, LBCR_LDIS, 0); in misc_init_r()
|
| /openbmc/linux/arch/powerpc/include/asm/ |
| H A D | fsl_lbc.h | 153 __be32 lcrr; /**< Clock Ratio Register */ member
|
| /openbmc/u-boot/drivers/clk/ |
| H A D | mpc83xx_clk.h | 303 u32 res = in_be32(&im->im_lbc.lcrr); in get_lcrr()
|
| /openbmc/u-boot/arch/powerpc/cpu/mpc85xx/ |
| H A D | cpu_init.c | 879 clrsetbits_be32(&lbc->lcrr, LCRR_CLKDIV, CONFIG_SYS_LBC_LCRR); in cpu_init_r()
880 __raw_readl(&lbc->lcrr); in cpu_init_r()
|