Home
last modified time | relevance | path

Searched refs:intset (Results 1 – 25 of 26) sorted by relevance

12

/openbmc/qemu/tests/tcg/xtensa/
H A Dtest_interrupt.S97 wsr a2, intset
119 wsr a2, intset
138 wsr a2, intset
157 wsr a2, intset
176 wsr a2, intset
205 wsr a2, intset
231 wsr a2, intset
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-extended/valkey/valkey/
H A Dvalkey.conf1086 set-max-intset-entries 512
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-extended/redis/redis/
H A Dredis.conf1086 set-max-intset-entries 512
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-extended/redis/redis-7.2.8/
H A Dredis.conf1086 set-max-intset-entries 512
/openbmc/qemu/target/xtensa/core-lx106/
H A Dgdb-config.c.inc61 XTREG( 38,152,15, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc6274 { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
/openbmc/qemu/target/xtensa/
H A Dhelper.h24 DEF_HELPER_2(intset, void, env, i32)
H A Dexc_helper.c128 void HELPER(intset)(CPUXtensaState *env, uint32_t v) in HELPER()
216 "intset = %08x, intenable = %08x, " in xtensa_cpu_do_interrupt()
127 HELPER(intset) HELPER() argument
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dgdb-config.c.inc197 XTREG(88, 352, 22, 4, 4, 0x02e2, 0x000d, -2, 2, 0x1000, intset,
H A Dxtensa-modules.c.inc11692 { "wsr.intset", 211 /* xt_iclass_wsr.intset */,
12754 return 313; /* wsr.intset */
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dgdb-config.c.inc97 XTREG( 73,292,22, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc9279 { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dgdb-config.c.inc114 XTREG(89, 356, 22, 4, 4, 0x02e2, 0x000d, -2, 2, 0x1000, intset, 0, 0, 0, 0, 0, 0)
H A Dxtensa-modules.c.inc12341 { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
/openbmc/u-boot/drivers/net/
H A Dlpc32xx_eth.c131 u32 intset; member
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dgdb-config.c.inc111 XTREG( 76,352,12, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc27314 { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
/openbmc/qemu/target/xtensa/core-de212/
H A Dgdb-config.c.inc106 XTREG( 82,328,22, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc11710 { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dgdb-config.c.inc143 XTREG(108,480,22, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc33860 { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dgdb-config.c.inc147 XTREG(108,496,22, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc16969 { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dgdb-config.c.inc281 XTREG(202,1928,13, 4, 4,0x02e2,0x000d,-2, 2,0x1000,intset, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-fsf/
H A Dxtensa-modules.c.inc8286 { "wsr.intset", 149 /* xt_iclass_wsr.intset */,
9124 return 191; /* wsr.intset */

12