Home
last modified time | relevance | path

Searched refs:intenable (Results 1 – 25 of 35) sorted by relevance

12

/openbmc/qemu/tests/tcg/xtensa/
H A Dtest_timer.S65 wsr a2, intenable
90 wsr a2, intenable
118 wsr a2, intenable
137 wsr a2, intenable
155 wsr a2, intenable
171 wsr a2, intenable
190 wsr a2, intenable
204 wsr a2, intenable
222 wsr a2, intenable
242 wsr a2, intenable
[all …]
H A Dtest_interrupt.S47 wsr a2, intenable
126 wsr a2, intenable
144 wsr a2, intenable
163 wsr a2, intenable
182 wsr a2, intenable
202 wsr a2, intenable
227 wsr a2, intenable
H A Dtest_sr.S150 test_sr intenable, 1
/openbmc/linux/drivers/tty/serial/
H A Dst-asc.c175 u32 intenable = asc_in(port, ASC_INTEN) & ~ASC_INTEN_THE; in asc_disable_tx_interrupts() local
176 asc_out(port, ASC_INTEN, intenable); in asc_disable_tx_interrupts()
182 u32 intenable = asc_in(port, ASC_INTEN) | ASC_INTEN_THE; in asc_enable_tx_interrupts() local
183 asc_out(port, ASC_INTEN, intenable); in asc_enable_tx_interrupts()
188 u32 intenable = asc_in(port, ASC_INTEN) & ~ASC_INTEN_RBE; in asc_disable_rx_interrupts() local
189 asc_out(port, ASC_INTEN, intenable); in asc_disable_rx_interrupts()
195 u32 intenable = asc_in(port, ASC_INTEN) | ASC_INTEN_RBE; in asc_enable_rx_interrupts() local
196 asc_out(port, ASC_INTEN, intenable); in asc_enable_rx_interrupts()
847 u32 intenable; in asc_console_write() local
860 intenable = asc_in(port, ASC_INTEN); in asc_console_write()
[all …]
/openbmc/linux/drivers/irqchip/
H A Dirq-xtensa-mx.c67 XCHAL_INTTYPE_MASK_EXTERN_LEVEL, intenable); in secondary_init_irq()
85 xtensa_set_sr(mask, intenable); in xtensa_mx_irq_mask()
103 xtensa_set_sr(mask, intenable); in xtensa_mx_irq_unmask()
H A Dirq-xtensa-pic.c48 xtensa_set_sr(cached_irq_mask, intenable); in xtensa_irq_mask()
54 xtensa_set_sr(cached_irq_mask, intenable); in xtensa_irq_unmask()
/openbmc/linux/arch/xtensa/kernel/
H A Dtraps.c241 unsigned intenable = xtensa_get_sr(intenable); in check_valid_nmi() local
243 BUG_ON(intread & intenable & in check_valid_nmi()
293 unsigned intenable = xtensa_get_sr(intenable); in do_interrupt() local
294 unsigned int_at_level = intread & intenable; in do_interrupt()
H A Dhead.S160 wsr a0, intenable
/openbmc/linux/arch/xtensa/include/asm/
H A Dmtd-xip.h8 #define xip_irqpending() (xtensa_get_sr(interrupt) & xtensa_get_sr(intenable))
/openbmc/linux/include/sound/sof/
H A Dxtensa.h39 uint32_t intenable; member
/openbmc/linux/sound/soc/sof/xtensa/
H A Dcore.c112 xoops->eps6, xoops->eps7, xoops->intenable, xoops->interrupt); in xtensa_dsp_oops()
/openbmc/u-boot/drivers/net/
H A Ddesignware.h73 u32 intenable; /* 0x1c */ member
H A Dlpc32xx_eth.c129 u32 intenable; member
517 writel(0, &regs->intenable); in lpc32xx_eth_init()
H A Dcalxedaxgmac.c199 u32 intenable; member
/openbmc/linux/drivers/video/fbdev/
H A Dau1200fb.h61 volatile uint32 intenable; member
H A Dau1200fb.c870 lcd->intenable = 0; in au1200_setpanel()
922 D(lcd->intenable); in au1200_setpanel()
/openbmc/qemu/target/xtensa/core-lx106/
H A Dgdb-config.c.inc63 XTREG( 40,160,15, 4, 4,0x02e4,0x0007,-2, 2,0x1000,intenable, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dgdb-config.c.inc202 XTREG(90, 360, 22, 4, 4, 0x02e4, 0x0007, -2, 2, 0x1000, intenable,
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dgdb-config.c.inc99 XTREG( 75,300,22, 4, 4,0x02e4,0x0007,-2, 2,0x1000,intenable, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dgdb-config.c.inc116 XTREG(91, 364, 22, 4, 4, 0x02e4, 0x0007, -2, 2, 0x1000, intenable, 0, 0, 0, 0, 0, 0)
/openbmc/qemu/target/xtensa/core-de212/
H A Dgdb-config.c.inc108 XTREG( 84,336,22, 4, 4,0x02e4,0x0007,-2, 2,0x1000,intenable, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dgdb-config.c.inc113 XTREG( 78,360,12, 4, 4,0x02e4,0x0007,-2, 2,0x1000,intenable, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dgdb-config.c.inc145 XTREG(110,488,22, 4, 4,0x02e4,0x0007,-2, 2,0x1000,intenable, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dgdb-config.c.inc149 XTREG(110,504,22, 4, 4,0x02e4,0x0007,-2, 2,0x1000,intenable, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-fsf/
H A Dxtensa-modules.c.inc8293 { "rsr.intenable", 151 /* xt_iclass_rsr.intenable */,
8296 { "wsr.intenable", 152 /* xt_iclass_wsr.intenable */,
8299 { "xsr.intenable", 153 /* xt_iclass_xsr.intenable */,
8885 return 195; /* xsr.intenable */
9030 return 193; /* rsr.intenable */
9129 return 194; /* wsr.intenable */

12