Home
last modified time | relevance | path

Searched refs:intclear (Results 1 – 25 of 29) sorted by relevance

12

/openbmc/qemu/tests/tcg/xtensa/
H A Dtest_timer.S67 wsr a2, intclear
92 wsr a2, intclear
120 wsr a2, intclear
157 wsr a2, intclear
192 wsr a2, intclear
224 wsr a2, intclear
261 wsr a2, intclear
H A Dtest_interrupt.S59 wsr a2, intclear
103 wsr a2, intclear
/openbmc/qemu/target/xtensa/
H A Dexc_helper.c134 static void intclear(CPUXtensaState *env, uint32_t v) in intclear() function
139 void HELPER(intclear)(CPUXtensaState *env, uint32_t v) in HELPER() argument
141 intclear(env, v & (env->config->inttype_mask[INTTYPE_SOFTWARE] | in HELPER()
183 intclear(env, env->config->inttype_mask[INTTYPE_NMI]); in handle_interrupt()
H A Dhelper.h25 DEF_HELPER_2(intclear, void, env, i32)
/openbmc/u-boot/arch/arm/mach-exynos/include/mach/
H A Dtmu.h46 u32 intclear; member
/openbmc/linux/drivers/irqchip/
H A Dirq-xtensa-pic.c69 xtensa_set_sr(1 << d->hwirq, intclear); in xtensa_irq_ack()
H A Dirq-xtensa-mx.c118 xtensa_set_sr(1 << d->hwirq, intclear); in xtensa_mx_irq_ack()
/openbmc/u-boot/drivers/net/
H A Dlpc32xx_eth.c130 u32 intclear; member
516 writel(0xFFFF, &regs->intclear); in lpc32xx_eth_init()
/openbmc/u-boot/drivers/power/
H A Dexynos-tmu.c315 writel(INTCLEARALL, &reg->intclear); in tmu_setup_parameters()
/openbmc/qemu/target/xtensa/core-lx106/
H A Dgdb-config.c.inc62 XTREG( 39,156,15, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc6277 { "wsr.intclear", ICLASS_xt_iclass_wsr_intclear,
/openbmc/linux/arch/xtensa/kernel/
H A Dhead.S161 wsr a2, intclear
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dgdb-config.c.inc200 XTREG(89, 356, 22, 4, 4, 0x02e3, 0x000d, -2, 2, 0x1000, intclear,
H A Dxtensa-modules.c.inc11696 { "wsr.intclear", 212 /* xt_iclass_wsr.intclear */,
12757 return 314; /* wsr.intclear */
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dgdb-config.c.inc98 XTREG( 74,296,22, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc9282 { "wsr.intclear", ICLASS_xt_iclass_wsr_intclear,
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dgdb-config.c.inc115 XTREG(90, 360, 22, 4, 4, 0x02e3, 0x000d, -2, 2, 0x1000, intclear, 0, 0, 0, 0, 0, 0)
H A Dxtensa-modules.c.inc12344 { "wsr.intclear", ICLASS_xt_iclass_wsr_intclear,
/openbmc/qemu/target/xtensa/core-de212/
H A Dgdb-config.c.inc107 XTREG( 83,332,22, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
H A Dxtensa-modules.c.inc11713 { "wsr.intclear", ICLASS_xt_iclass_wsr_intclear,
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dgdb-config.c.inc112 XTREG( 77,356,12, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dgdb-config.c.inc144 XTREG(109,484,22, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dgdb-config.c.inc148 XTREG(109,500,22, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dgdb-config.c.inc282 XTREG(203,1932,13, 4, 4,0x02e3,0x000d,-2, 2,0x1000,intclear, 0,0,0,0,0,0)
/openbmc/qemu/target/xtensa/core-fsf/
H A Dxtensa-modules.c.inc8290 { "wsr.intclear", 150 /* xt_iclass_wsr.intclear */,
9127 return 192; /* wsr.intclear */

12