| /openbmc/u-boot/drivers/sound/ |
| H A D | sound.c | 15 const int half = period / 2; in sound_create_square_wave() local 26 for (i = 0; size && i < half; i++) { in sound_create_square_wave() 31 for (i = 0; size && i < period - half; i++) { in sound_create_square_wave()
|
| /openbmc/u-boot/doc/ |
| H A D | README.t1040-l2switch | 53 0 enabled down 10 half 54 1 enabled down 10 half 55 2 enabled down 10 half 57 4 disabled down - half 58 5 disabled down - half 59 6 disabled down - half 60 7 disabled down - half
|
| /openbmc/openbmc/meta-openembedded/meta-oe/recipes-support/pidgin/pidgin-sipe/ |
| H A D | 0001-Migrate-to-use-g_memdup2.patch | 163 gsize half = (secret_length + 1) / 2; 165 /* secret: used as S1; secret2: last half of original secret (S2) */ 166 - guchar *secret2 = g_memdup(secret + secret_length - half, half); 167 + guchar *secret2 = g_memdup2(secret + secret_length - half, half);
|
| /openbmc/qemu/target/hexagon/imported/ |
| H A D | shift.idef | 742 "Vector sign extend byte to half", 751 "Vector zero extend byte to half", 760 "Vector saturate half to unsigned byte", 773 "Vector saturate half to unsigned byte", 782 "Vector saturate half to signed byte", 792 "Vector saturate half to signed byte", 801 "Vector truncate half to byte: take high", 810 "Vector truncate word to half: take low", 819 "Vector truncate word to half: take high", 829 "Vector truncate half to byte: take low", [all …]
|
| H A D | macros.def | 721 fMPY8UU, /* multiply half integer */ 726 fMPY8US, /* multiply half integer */ 731 fMPY8SU, /* multiply half integer */ 737 fMPY8SS, /* multiply half integer */ 743 fMPY16SS, /* multiply half integer */ 749 fMPY16UU, /* multiply unsigned half integer */ 755 fMPY16SU, /* multiply half integer */ 761 fMPY16US, /* multiply half integer */ 767 fMPY32SS, /* multiply half integer */ 773 fMPY32UU, /* multiply half integer */ [all …]
|
| H A D | alu.idef | 261 "Zero extend half", {RdV = fZXTN(16,32,RsV);}) 264 "Sign extend half", {RdV = fSXTN(16,32,RsV);}) 509 "Add vector of half integers", 518 "Add vector of half integers with saturation", 527 "Add vector of unsigned half integers with saturation", 536 "Add vector of half integers with saturation and pack to unsigned bytes", 632 "Avg vector of half integers", 641 "Avg vector of half integers with rounding", 652 "Avg vector of half integers", 662 "Add vector of half integers", [all …]
|
| H A D | subinsns.idef | 68 …Rs16+#u3:1)", ATTRIBS(A_REGWRSIZE_2B,A_MEMSIZE_2B,A_LOAD,A_SUBINSN),"load half", {fEA_RI(RsV,uiV);… 69 …(Rs16+#u3:1)",ATTRIBS(A_REGWRSIZE_2B,A_MEMSIZE_2B,A_LOAD,A_SUBINSN),"load half", {fEA_RI(RsV,uiV);… 139 … "memh(Rs16+#u3:1)=Rt16", ATTRIBS(A_MEMSIZE_2B,A_STORE,A_SUBINSN), "store half", {fEA_RI(RsV,uiV);…
|
| /openbmc/openbmc/poky/meta/recipes-support/serf/serf/ |
| H A D | 0003-gen_def.patch | 6 This is partial port because half of this patch is already present in our
|
| /openbmc/u-boot/doc/device-tree-bindings/net/ |
| H A D | fixed-link.txt | 15 used. When absent, half duplex is assumed.
|
| /openbmc/qemu/qapi/ |
| H A D | rocker.json | 49 # @half: half duplex 55 { 'enum': 'RockerPortDuplex', 'data': [ 'half', 'full' ] }
|
| /openbmc/openbmc/poky/meta/recipes-core/glib-networking/ |
| H A D | glib-networking_2.80.0.bb | 19 # Upstream note that for the openssl backend, half the tests where this backend don't return
|
| /openbmc/qemu/tests/tcg/arm/ |
| H A D | fcvt.ref | 3 Converting single-precision to half-precision 129 Converting double-precision to half-precision 295 Converting half-precision to single-precision 330 Converting half-precision to double-precision 366 Converting single-precision to half-precision 492 Converting double-precision to half-precision 658 Converting half-precision to single-precision 693 Converting half-precision to double-precision 729 Converting single-precision to half-precision 855 Converting double-precision to half-precision [all …]
|
| /openbmc/qemu/tests/tcg/aarch64/ |
| H A D | fcvt.ref | 3 Converting single-precision to half-precision 129 Converting double-precision to half-precision 295 Converting half-precision to single-precision 330 Converting half-precision to double-precision 366 Converting single-precision to half-precision 492 Converting double-precision to half-precision 658 Converting half-precision to single-precision 693 Converting half-precision to double-precision 729 Converting single-precision to half-precision 855 Converting double-precision to half-precision [all …]
|
| /openbmc/u-boot/drivers/mtd/spi/ |
| H A D | spi-nor-core.c | 2012 u16 half, in spi_nor_set_read_settings_from_bfpt() argument 2015 read->num_mode_clocks = (half >> 5) & 0x07; in spi_nor_set_read_settings_from_bfpt() 2016 read->num_wait_states = (half >> 0) & 0x1f; in spi_nor_set_read_settings_from_bfpt() 2017 read->opcode = (half >> 8) & 0xff; in spi_nor_set_read_settings_from_bfpt() 2158 u16 half; in spi_nor_parse_bfpt() local 2223 half = bfpt.dwords[rd->settings_dword] >> rd->settings_shift; in spi_nor_parse_bfpt() 2224 spi_nor_set_read_settings_from_bfpt(read, half, rd->proto); in spi_nor_parse_bfpt() 2233 half = bfpt.dwords[er->dword] >> er->shift; in spi_nor_parse_bfpt() 2234 erasesize = half & 0xff; in spi_nor_parse_bfpt() 2241 opcode = (half >> 8) & 0xff; in spi_nor_parse_bfpt()
|
| /openbmc/u-boot/board/freescale/mpc8641hpcn/ |
| H A D | README | 83 It is possible to use either half to boot using U-Boot. Switch 5 bit 2 91 Use the above mentioned flash commands to program the other half, and
|
| /openbmc/openbmc/poky/meta/recipes-multimedia/libsndfile/libsndfile1/ |
| H A D | CVE-2024-50612.patch | 404 /* Search for a position a half large-block before our target. As Vorbis is 405 - ** lapped, every sample position come from two blocks, the "left" half of 406 + ** lapped, every sample position comes from two blocks, the "left" half of 407 ** one block and the "right" half of the previous block. The granule
|
| /openbmc/u-boot/doc/driver-model/ |
| H A D | i2c-howto.txt | 4 Over half of the I2C drivers have been converted as at November 2016. These
|
| /openbmc/docs/tof/ |
| H A D | membership-and-voting.md | 30 months in which half (+/- 1) of the seats are re-elected. Due to additions or 31 subtractions in seats and membership resignations, more than half (+1) of the
|
| /openbmc/qemu/accel/tcg/ |
| H A D | ldst_atomicity.c.inc | 33 MemOp half = size ? size - 1 : 0; 43 size = half; 60 } else if (tmp + (1 << half) == 16) { 65 atmax = half; 71 atmax = -half;
|
| /openbmc/qemu/docs/system/arm/ |
| H A D | emulation.rst | 64 - FEAT_FHM (Floating-point half-precision multiplication instructions) 136 - FEAT_SME_F16F16 (Non-widening half-precision FP16 arithmetic for SME2)
|
| /openbmc/bmcweb/docs/ |
| H A D | HEADERS.md | 47 required for most usages. About half of the bmcweb build time is spent doing
|
| /openbmc/u-boot/board/Seagate/nas220/ |
| H A D | kwbimage.cfg | 116 # bit9 : 0 , no half clock cycle addition to dataout
|
| /openbmc/u-boot/board/Seagate/dockstar/ |
| H A D | kwbimage.cfg | 113 # bit9 : 0 , no half clock cycle addition to dataout
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | exynos5800-peach-pi.dts | 203 spi-half-duplex;
|
| /openbmc/u-boot/board/Synology/ds109/ |
| H A D | kwbimage.cfg | 114 # bit9 : 0 , no half clock cycle addition to dataout
|