Home
last modified time | relevance | path

Searched refs:amdgpu_interrupt_state (Results 1 – 25 of 61) sorted by relevance

123

/openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_irq.c696 enum amdgpu_interrupt_state state) in amdgpu_dm_set_hpd_irq_state()
708 enum amdgpu_interrupt_state state, in dm_irq_state()
739 enum amdgpu_interrupt_state state) in amdgpu_dm_set_pflip_irq_state()
753 enum amdgpu_interrupt_state state) in amdgpu_dm_set_crtc_irq_state()
767 enum amdgpu_interrupt_state state) in amdgpu_dm_set_vline0_irq_state()
781 enum amdgpu_interrupt_state state) in amdgpu_dm_set_dmub_outbox_irq_state()
793 enum amdgpu_interrupt_state state) in amdgpu_dm_set_vupdate_irq_state()
807 enum amdgpu_interrupt_state state) in amdgpu_dm_set_dmub_trace_irq_state()
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_irq.h41 enum amdgpu_interrupt_state { enum
74 unsigned type, enum amdgpu_interrupt_state state);
H A Dmxgpu_ai.c241 enum amdgpu_interrupt_state state) in xgpu_ai_set_mailbox_ack_irq()
301 enum amdgpu_interrupt_state state) in xgpu_ai_set_mailbox_rcv_irq()
H A Dmxgpu_nv.c260 enum amdgpu_interrupt_state state) in xgpu_nv_set_mailbox_ack_irq()
326 enum amdgpu_interrupt_state state) in xgpu_nv_set_mailbox_rcv_irq()
H A Dmxgpu_vi.c502 enum amdgpu_interrupt_state state) in xgpu_vi_set_mailbox_ack_irq()
540 enum amdgpu_interrupt_state state) in xgpu_vi_set_mailbox_rcv_irq()
H A Dnbio_v7_9.c638 enum amdgpu_interrupt_state state) in nbio_v7_9_set_ras_controller_irq_state()
660 enum amdgpu_interrupt_state state) in nbio_v7_9_set_ras_err_event_athub_irq_state()
H A Dnbio_v7_4.c452 enum amdgpu_interrupt_state state) in nbio_v7_4_set_ras_controller_irq_state()
497 enum amdgpu_interrupt_state state) in nbio_v7_4_set_ras_err_event_athub_irq_state()
H A Djpeg_v2_5.c571 enum amdgpu_interrupt_state state) in jpeg_v2_5_set_interrupt_state()
579 enum amdgpu_interrupt_state state) in jpeg_v2_6_set_ras_interrupt_state()
H A Djpeg_v4_0.c670 enum amdgpu_interrupt_state state) in jpeg_v4_0_set_interrupt_state()
678 enum amdgpu_interrupt_state state) in jpeg_v4_0_set_ras_interrupt_state()
H A Dgmc_v11_0.c54 enum amdgpu_interrupt_state state) in gmc_v11_0_ecc_interrupt_state()
62 enum amdgpu_interrupt_state state) in gmc_v11_0_vm_fault_interrupt_state()
H A Djpeg_v3_0.c518 enum amdgpu_interrupt_state state) in jpeg_v3_0_set_interrupt_state()
H A Damdgpu_mode.h415 enum amdgpu_interrupt_state vsync_timer_enabled;
H A Dgmc_v10_0.c59 enum amdgpu_interrupt_state state) in gmc_v10_0_ecc_interrupt_state()
67 enum amdgpu_interrupt_state state) in gmc_v10_0_vm_fault_interrupt_state()
H A Damdgpu_irq.c513 enum amdgpu_interrupt_state state; in amdgpu_irq_update()
H A Dvce_v2_0.c550 enum amdgpu_interrupt_state state) in vce_v2_0_set_interrupt_state()
H A Dnbio_v4_3.c549 enum amdgpu_interrupt_state state) in nbio_v4_3_set_ras_err_event_athub_irq_state()
H A Ddce_v8_0.c2884 enum amdgpu_interrupt_state state) in dce_v8_0_set_crtc_vblank_interrupt_state()
2935 enum amdgpu_interrupt_state state) in dce_v8_0_set_crtc_vline_interrupt_state()
2987 enum amdgpu_interrupt_state state) in dce_v8_0_set_hpd_interrupt_state()
3017 enum amdgpu_interrupt_state state) in dce_v8_0_set_crtc_interrupt_state()
3102 enum amdgpu_interrupt_state state) in dce_v8_0_set_pageflip_interrupt_state()
H A Ddce_v6_0.c2840 enum amdgpu_interrupt_state state) in dce_v6_0_set_crtc_vblank_interrupt_state()
2891 enum amdgpu_interrupt_state state) in dce_v6_0_set_crtc_vline_interrupt_state()
2899 enum amdgpu_interrupt_state state) in dce_v6_0_set_hpd_interrupt_state()
2929 enum amdgpu_interrupt_state state) in dce_v6_0_set_crtc_interrupt_state()
3014 enum amdgpu_interrupt_state state) in dce_v6_0_set_pageflip_interrupt_state()
H A Duvd_v4_2.c692 enum amdgpu_interrupt_state state) in uvd_v4_2_set_interrupt_state()
H A Duvd_v3_1.c507 enum amdgpu_interrupt_state state) in uvd_v3_1_set_interrupt_state()
H A Djpeg_v1_0.c427 enum amdgpu_interrupt_state state) in jpeg_v1_0_set_interrupt_state()
H A Duvd_v5_0.c614 enum amdgpu_interrupt_state state) in uvd_v5_0_set_interrupt_state()
H A Djpeg_v2_0.c720 enum amdgpu_interrupt_state state) in jpeg_v2_0_set_interrupt_state()
H A Dgfx_v6_0.c3200 enum amdgpu_interrupt_state state) in gfx_v6_0_set_gfx_eop_interrupt_state()
3222 enum amdgpu_interrupt_state state) in gfx_v6_0_set_compute_eop_interrupt_state()
3263 enum amdgpu_interrupt_state state) in gfx_v6_0_set_priv_reg_fault_state()
3288 enum amdgpu_interrupt_state state) in gfx_v6_0_set_priv_inst_fault_state()
3313 enum amdgpu_interrupt_state state) in gfx_v6_0_set_eop_interrupt_state()
H A Ddce_v10_0.c2987 enum amdgpu_interrupt_state state) in dce_v10_0_set_crtc_vblank_interrupt_state()
3016 enum amdgpu_interrupt_state state) in dce_v10_0_set_crtc_vline_interrupt_state()
3046 enum amdgpu_interrupt_state state) in dce_v10_0_set_hpd_irq_state()
3076 enum amdgpu_interrupt_state state) in dce_v10_0_set_crtc_irq_state()
3124 enum amdgpu_interrupt_state state) in dce_v10_0_set_pageflip_irq_state()

123