Home
last modified time | relevance | path

Searched refs:UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5__SHIFT (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_5_sh_mask.h2706 #define UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h2702 #define UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5__SHIFT … macro
H A Dvcn_2_6_0_sh_mask.h59 #define UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h3764 #define UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5__SHIFT … macro
H A Dvcn_4_0_0_sh_mask.h4010 #define UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5__SHIFT … macro
H A Dvcn_4_0_3_sh_mask.h4045 #define UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5__SHIFT … macro