Home
last modified time | relevance | path

Searched refs:UART_LSR_THRE (Results 1 – 11 of 11) sorted by relevance

/openbmc/u-boot/arch/arm/include/debug/
H A D8250.S40 and \rd, \rd, #UART_LSR_TEMT | UART_LSR_THRE
41 teq \rd, #UART_LSR_TEMT | UART_LSR_THRE
/openbmc/u-boot/drivers/serial/
H A Dserial_mtk.c48 #define UART_LSR_THRE 0x20 /* Xmit holding register empty */ macro
140 if (!(readl(&priv->regs->lsr) & UART_LSR_THRE)) in mtk_serial_putc()
168 return (readl(&priv->regs->lsr) & UART_LSR_THRE) ? 0 : 1; in mtk_serial_pending()
260 while (!(readl(&regs->lsr) & UART_LSR_THRE)) in _debug_uart_putc()
H A Dns16550.c169 if ((serial_in(&com_port->lsr) & (UART_LSR_TEMT | UART_LSR_THRE)) in NS16550_init()
170 == UART_LSR_THRE) { in NS16550_init()
214 while ((serial_in(&com_port->lsr) & UART_LSR_THRE) == 0) in NS16550_putc()
291 while (!(serial_din(&com_port->lsr) & UART_LSR_THRE)) { in _debug_uart_putc()
309 if (!(serial_in(&com_port->lsr) & UART_LSR_THRE)) in ns16550_serial_putc()
332 return (serial_in(&com_port->lsr) & UART_LSR_THRE) ? 0 : 1; in ns16550_serial_pending()
H A Dserial_uniphier.c73 if (!(readl(&port->lsr) & UART_LSR_THRE)) in uniphier_serial_putc()
88 return !(readl(&port->lsr) & UART_LSR_THRE); in uniphier_serial_pending()
H A Dserial_omap.c88 while (!(serial_din(&com_port->lsr) & UART_LSR_THRE)) in _debug_uart_putc()
/openbmc/qemu/hw/char/
H A Dserial.c83 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */ macro
237 assert(!(s->lsr & UART_LSR_THRE)); in serial_xmit()
243 s->lsr |= UART_LSR_THRE; in serial_xmit()
247 s->lsr |= UART_LSR_THRE; in serial_xmit()
249 if ((s->lsr & UART_LSR_THRE) && !s->thr_ipending) { in serial_xmit()
278 } while (!(s->lsr & UART_LSR_THRE)); in serial_xmit()
355 s->lsr &= ~UART_LSR_THRE; in serial_ioport_write()
395 if ((s->ier & UART_IER_THRI) && (s->lsr & UART_LSR_THRE)) { in serial_ioport_write()
423 s->lsr |= UART_LSR_THRE; in serial_ioport_write()
867 s->lsr = UART_LSR_TEMT | UART_LSR_THRE; in serial_reset()
/openbmc/u-boot/arch/arm/mach-uniphier/
H A Ddebug.h26 while (!(readl(base + UNIPHIER_UART_LSR) & UART_LSR_THRE)) in debug_putc()
/openbmc/u-boot/arch/arm/mach-uniphier/debug-uart/
H A Ddebug-uart.c23 while (!(readl(base + UNIPHIER_UART_LSR) & UART_LSR_THRE)) in _debug_uart_putc()
/openbmc/u-boot/include/
H A Dns16550.h171 #define UART_LSR_THRE 0x20 /* Xmit holding register empty */ macro
/openbmc/u-boot/include/linux/
H A Dserial_reg.h126 #define UART_LSR_THRE 0x20 /* Transmit-hold-register empty */ macro
/openbmc/u-boot/lib/efi/
H A Defi_stub.c71 while ((inb((ulong)&com_port->lsr) & UART_LSR_THRE) == 0) in putc()