Home
last modified time | relevance | path

Searched refs:UART1_RXD (Results 1 – 25 of 29) sorted by relevance

12

/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dmarvell,armada-cp110-pinctrl.txt115 41 PTP_PULSE SPI0_MOSI UART1_RXD
123 49 SPI1_MISO - UART1_RXD
127 53 SPI1_CSn[3] - UART1_RXD
130 56 AU_I2SDO_SPDIFO SPI0_CLK UART1_RXD
143 2 UART1_RXD SATA0_PRESENT_ACTIVEn XG_MDC
201 60 LED_DATA UART1_RXD -
H A Dmarvell,armada-apn806-pinctrl.txt13 7 SDIO_D[4] - UART1_RXD -
/openbmc/u-boot/board/ti/dra7xx/
H A Dmux_data.h149 {UART1_RXD, (M0 | PIN_INPUT_PULLUP | SLEWCONTROL)}, /* uart1_rxd.uart1_rxd */
359 {UART1_RXD, (M0 | PIN_INPUT_PULLUP | SLEWCONTROL)}, /* uart1_rxd.uart1_rxd */
374 {UART1_RXD, (PIN_INPUT_SLEW | M0)}, /* UART1_RXD */
683 {UART1_RXD, (M0 | PIN_INPUT_PULLUP | SLEWCONTROL)}, /* uart1_rxd.uart1_rxd */
869 {UART1_RXD, (M0 | PIN_INPUT_PULLUP | SLEWCONTROL)}, /* uart1_rxd.uart1_rxd */
/openbmc/u-boot/arch/arm/include/asm/arch-omap5/
H A Dmux_dra7xx.h318 #define UART1_RXD 0x3E0 macro
/openbmc/linux/arch/arm64/boot/dts/bitmain/
H A Dbm1880-sophon-edge.dts109 "[UART1_RXD]", /* GPIO47 */
/openbmc/linux/arch/arm64/boot/dts/ti/
H A Dk3-am642-phyboard-electra-rdk.dts173 AM64X_IOPAD(0x0240, PIN_INPUT, 0) /* (E15) UART1_RXD */
H A Dk3-am625-phyboard-lyra-rdk.dts150 AM62X_IOPAD(0x1ac, PIN_INPUT, 2) /* (E19) MCASP0_AFSR.UART1_RXD */
H A Dk3-am62a7-sk.dts147 AM62AX_IOPAD(0x01e8, PIN_INPUT, 1) /* (C17) I2C1_SCL.UART1_RXD */
H A Dk3-j7200-common-proc-board.dts156 J721E_IOPAD(0xb8, PIN_INPUT, 0) /* (T18) UART1_RXD */
H A Dk3-am62x-sk-common.dtsi143 AM62X_IOPAD(0x1ac, PIN_INPUT, 2) /* (E19/D15) MCASP0_AFSR.UART1_RXD */
H A Dk3-am642-sk.dts270 AM64X_IOPAD(0x0240, PIN_INPUT, 0) /* (E15) UART1_RXD */
H A Dk3-am65-iot2050-common.dtsi247 AM65X_IOPAD(0x0174, PIN_INPUT, 6) /* (AE23) UART1_RXD */
H A Dk3-am642-evm.dts253 AM64X_IOPAD(0x0240, PIN_INPUT, 0) /* (E15) UART1_RXD */
H A Dk3-am642-tqma64xxl-mbax4xxl.dts637 /* (E15) UART1_RXD */
/openbmc/u-boot/board/ti/am57xx/
H A Dmux_data.h206 {UART1_RXD, (M0 | PIN_INPUT_PULLUP | SLEWCONTROL)}, /* uart1_rxd.uart1_rxd */
491 {UART1_RXD, (M14 | PIN_OUTPUT | SLEWCONTROL)}, /* uart1_rxd.gpio7_22 */
711 {UART1_RXD, (M14 | PIN_OUTPUT | SLEWCONTROL)}, /* uart1_rxd.gpio7_22 */
898 {UART1_RXD, (M14 | PIN_INPUT | SLEWCONTROL)}, /* uart1_rxd.gpio7_22 */
/openbmc/linux/arch/arm/mach-davinci/
H A Dda850.c52 MUX_CFG(DA850, UART1_RXD, 4, 24, 15, 2, false)
H A Dda830.c236 MUX_CFG(DA830, UART1_RXD, 11, 8, 0xf, 1, false)
/openbmc/linux/arch/arm/boot/dts/hisilicon/
H A Dhi3620-hi4511.dts379 0x218 0 /* UART1_RXD (IOCFG142) */
389 0x218 0 /* UART1_RXD (IOCFG142) */
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhikey960-pinctrl.dtsi109 0x0a8 MUX_M2 /* UART1_RXD */
482 0x0b4 0x0 /* UART1_RXD */
H A Dhi3670-hikey970.dts147 "[UART1_RXD]", /* LSEC pin 13: DEBUG_UART6_RXD */
H A Dhikey-pinctrl.dtsi166 0xd0 MUX_M0 /* UART1_RXD (IOMG052) */
546 0xd4 0x0 /* UART1_RXD (IOCFG053) */
H A Dhi3660-hikey960.dts313 "[UART1_RXD]"; /* LSEC pin 13: DEBUG_UART6_RXD */
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmediatek,mt7622-pinctrl.yaml290 UART1_RXD, UART1_CTS, UART1_RTS, UART2_TXD, UART2_RXD,
H A Dmediatek,mt7986-pinctrl.yaml280 UART0_TXD, PCIE_PERESET_N, UART1_RXD, UART1_TXD, UART1_CTS,
/openbmc/u-boot/arch/arm/dts/
H A Dda850.dtsi147 /* UART1_TXD UART1_RXD */

12