Home
last modified time | relevance | path

Searched refs:SCLK_PWM (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dexynos7-clk.h88 #define SCLK_PWM 11 macro
H A Ds5pv210.h191 #define SCLK_PWM 169 macro
H A Drv1108-cru.h71 #define SCLK_PWM 121 macro
H A Drk3328-cru.h49 #define SCLK_PWM 60 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dexynos7420-clk.h91 #define SCLK_PWM 11 macro
H A Drv1108-cru.h71 #define SCLK_PWM 121 macro
H A Drk3328-cru.h48 #define SCLK_PWM 60 macro
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drv1108.dtsi199 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
210 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
221 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
232 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
/openbmc/u-boot/drivers/clk/rockchip/
H A Dclk_rk3328.c572 case SCLK_PWM: in rk3328_clk_get_rate()
608 case SCLK_PWM: in rk3328_clk_set_rate()
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3328.dtsi456 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
467 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
478 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
490 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
/openbmc/linux/drivers/clk/samsung/
H A Dclk-s5pv210.c592 GATE(SCLK_PWM, "sclk_pwm", "dout_pwm", CLK_SRC_MASK0, 19,
H A Dclk-exynos7.c675 GATE(SCLK_PWM, "sclk_pwm", "fin_pll", ENABLE_SCLK_PERIC0, 21, 0, 0),
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3328.c465 COMPOSITE(SCLK_PWM, "clk_pwm", mux_2plls_p, 0,
H A Dclk-rv1108.c627 COMPOSITE(SCLK_PWM, "clk_pwm", mux_pll_src_2plls_p, 0,