Home
last modified time | relevance | path

Searched refs:REG_UPDATE_6 (Results 1 – 16 of 16) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_opp.c123 REG_UPDATE_6(DPG_CONTROL, in opp2_set_disp_pattern_generator()
182 REG_UPDATE_6(DPG_CONTROL, in opp2_set_disp_pattern_generator()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_afmt.c76 REG_UPDATE_6(AFMT_60958_2, in afmt3_setup_hdmi_audio()
H A Ddcn30_hubp.c355 REG_UPDATE_6(DCSURF_SURFACE_CONTROL, in hubp3_dcc_control_sienna_cichlid()
H A Ddcn30_dio_stream_encoder.c621 REG_UPDATE_6(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_opp.c121 REG_UPDATE_6(FMT_BIT_DEPTH_CONTROL, in opp1_set_spatial_dither()
H A Ddcn10_stream_encoder.c504 REG_UPDATE_6(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
1322 REG_UPDATE_6(AFMT_60958_2, in enc1_se_setup_hdmi_audio()
H A Ddcn10_mpc.c101 REG_UPDATE_6(MPCC_SM_CONTROL[mpcc_id], in mpc1_update_stereo_mix()
H A Ddcn10_dpp_dscl.c305 REG_UPDATE_6(DSCL_2TAP_CONTROL, in dpp1_dscl_set_scl_filter()
H A Ddcn10_hubp.c148 REG_UPDATE_6(DCSURF_ADDR_CONFIG, in hubp1_program_tiling()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_dio_stream_encoder.c141 REG_UPDATE_6(HDMI_CONTROL, in enc32_stream_encoder_hdmi_set_stream_attribute()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_dio_stream_encoder.c174 REG_UPDATE_6(HDMI_CONTROL, in enc314_stream_encoder_hdmi_set_stream_attribute()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_i2c_hw.c324 REG_UPDATE_6(DC_I2C_CONTROL, in setup_engine()
H A Ddce_mem_input.c436 REG_UPDATE_6(GRPH_CONTROL, in program_tiling()
H A Ddce_stream_encoder.c1332 REG_UPDATE_6(AFMT_60958_2, in dce110_se_setup_hdmi_audio()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/inc/
H A Dreg_helper.h260 #define REG_UPDATE_6(reg, f1, v1, f2, v2, f3, v3, f4, v4, f5, v5, f6, v6) \ macro
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddcn30_fpu.c244 REG_UPDATE_6(OTG_V_TOTAL_CONTROL, in optc3_fpu_set_vrr_m_const()