Home
last modified time | relevance | path

Searched refs:PCI_PM_CTRL (Results 1 – 25 of 30) sorted by relevance

12

/openbmc/linux/drivers/hid/intel-ish-hid/ipc/
H A Dipc.c779 pci_read_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, &csr); in _ish_hw_reset()
783 pci_write_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, csr); in _ish_hw_reset()
789 pci_write_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, csr); in _ish_hw_reset()
/openbmc/linux/arch/x86/kernel/
H A Dearly-quirks.c646 pmcsr = read_pci_config_16(bus, slot, func, BCM4331_PM_CAP + PCI_PM_CTRL); in apple_airport_reset()
650 write_pci_config_16(bus, slot, func, BCM4331_PM_CAP + PCI_PM_CTRL, pmcsr); in apple_airport_reset()
653 pmcsr = read_pci_config_16(bus, slot, func, BCM4331_PM_CAP + PCI_PM_CTRL); in apple_airport_reset()
/openbmc/linux/drivers/pci/
H A Dpci.c1107 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr); in pci_update_current_state()
1260 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr); in pci_power_up()
1280 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, 0); in pci_power_up()
1322 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr); in pci_set_full_power_state()
1425 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr); in pci_set_low_power_state()
1438 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pmcsr); in pci_set_low_power_state()
1446 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr); in pci_set_low_power_state()
2394 pmcsr_pos = dev->pm_cap + PCI_PM_CTRL; in pci_check_pme_status()
4931 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &csr); in pci_pm_reset()
4943 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, csr); in pci_pm_reset()
[all …]
/openbmc/linux/arch/powerpc/sysdev/
H A Dfsl_pci.c1195 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pms); in fsl_pci_pme_probe()
1197 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pms); in fsl_pci_pme_probe()
1228 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pms); in fsl_pci_pme_probe()
1230 pci_write_config_word(dev, dev->pm_cap + PCI_PM_CTRL, pms); in fsl_pci_pme_probe()
/openbmc/linux/sound/soc/intel/catpt/
H A Dregisters.h84 #define CATPT_PCI_PMCS (CATPT_PCI_PMCAPID + PCI_PM_CTRL)
/openbmc/qemu/hw/net/
H A Digb.c371 pci_set_word(pdev->wmask + offset + PCI_PM_CTRL, in igb_add_pm_capability()
376 pci_set_word(pdev->w1cmask + offset + PCI_PM_CTRL, in igb_add_pm_capability()
H A De1000e.c387 pci_set_word(pdev->wmask + offset + PCI_PM_CTRL, in e1000e_add_pm_capability()
392 pci_set_word(pdev->w1cmask + offset + PCI_PM_CTRL, in e1000e_add_pm_capability()
H A Deepro100.c562 pci_set_word(pci_conf + cfg_offset + PCI_PM_CTRL, 0x0000); in e100_pci_reset()
/openbmc/linux/drivers/xen/xen-pciback/
H A Dconf_space_capability.c173 .offset = PCI_PM_CTRL,
/openbmc/linux/arch/x86/pci/
H A Dintel_mid_pci.c352 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr); in mid_power_off_one_device()
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Dcfg_space.c369 vgpu->cfg_space.pmcsr_off = next + PCI_PM_CTRL; in intel_vgpu_init_cfg_space()
/openbmc/linux/drivers/vfio/pci/
H A Dvfio_pci_config.c723 if (offset == PCI_PM_CTRL) { in vfio_pm_config_write()
779 p_setd(perm, PCI_PM_CTRL, in init_pci_cap_pm_perm()
1462 __le16 *ctrl = (__le16 *)&vdev->vconfig[offset + PCI_PM_CTRL]; in vfio_update_pm_vconfig_bytes()
H A Dvfio_pci_core.c226 pci_read_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, &pmcsr); in vfio_pci_probe_power_state()
/openbmc/qemu/hw/virtio/
H A Dvirtio-pci.c2229 pci_set_word(pci_dev->config + pos + PCI_PM_CTRL, in virtio_pci_realize()
2235 pci_set_word(pci_dev->wmask + pos + PCI_PM_CTRL, in virtio_pci_realize()
2303 pmcsr = pci_get_word(dev->config + dev->exp.pm_cap + PCI_PM_CTRL); in virtio_pci_no_soft_reset()
2332 dev->config + dev->exp.pm_cap + PCI_PM_CTRL, in virtio_pci_bus_reset_hold()
/openbmc/linux/include/uapi/linux/
H A Dpci_regs.h253 #define PCI_PM_CTRL 4 /* PM control and status register */ macro
/openbmc/qemu/include/standard-headers/linux/
H A Dpci_regs.h254 #define PCI_PM_CTRL 4 /* PM control and status register */ macro
/openbmc/qemu/hw/vfio/
H A Dpci.c2120 uint16_t csr = pci_get_word(vdev->pdev.config + pos + PCI_PM_CTRL); in vfio_check_pm_reset()
2415 pmcsr = vfio_pci_read_config(pdev, vdev->pm_cap + PCI_PM_CTRL, 2); in vfio_pci_pre_reset()
2419 vfio_pci_write_config(pdev, vdev->pm_cap + PCI_PM_CTRL, pmcsr, 2); in vfio_pci_pre_reset()
2421 pmcsr = vfio_pci_read_config(pdev, vdev->pm_cap + PCI_PM_CTRL, 2); in vfio_pci_pre_reset()
/openbmc/linux/drivers/platform/x86/intel/telemetry/
H A Ddebugfs.c584 pci_read_config_word(dev, dev->pm_cap + PCI_PM_CTRL, &pmcsr); in telem_soc_states_show()
/openbmc/linux/drivers/net/ethernet/micrel/
H A Dksz884x.c3103 pci_read_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, &data); in hw_chk_wol_pme_status()
3123 pci_read_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, &data); in hw_clr_wol_pme_status()
3125 pci_write_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, data); in hw_clr_wol_pme_status()
3143 pci_read_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, &data); in hw_cfg_wol_pme()
3149 pci_write_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, data); in hw_cfg_wol_pme()
/openbmc/u-boot/include/
H A Dpci.h350 #define PCI_PM_CTRL 4 /* PM control and status register */ macro
/openbmc/linux/drivers/video/fbdev/aty/
H A Dradeon_pm.c2524 rinfo->pdev->pm_cap + PCI_PM_CTRL, in radeonfb_whack_power_state()
2530 rinfo->pdev->pm_cap + PCI_PM_CTRL, in radeonfb_whack_power_state()
/openbmc/linux/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_cmn.c3191 pci_read_config_word(bp->pdev, bp->pdev->pm_cap + PCI_PM_CTRL, &pmcsr); in bnx2x_set_power_state()
3195 pci_write_config_word(bp->pdev, bp->pdev->pm_cap + PCI_PM_CTRL, in bnx2x_set_power_state()
3219 pci_write_config_word(bp->pdev, bp->pdev->pm_cap + PCI_PM_CTRL, in bnx2x_set_power_state()
H A Dbnx2x_ethtool.c1473 bp->pdev->pm_cap + PCI_PM_CTRL, &pm); in bnx2x_is_nvm_accessible()
/openbmc/qemu/tests/qtest/
H A Dahci-test.c469 dataw = qpci_config_readw(ahci->dev, offset + PCI_PM_CTRL); in ahci_test_pmcap()
/openbmc/qemu/hw/xen/
H A Dxen_pt_config_init.c1045 .offset = PCI_PM_CTRL,

12