Home
last modified time | relevance | path

Searched refs:PCI_BASE_ADDRESS_0 (Results 1 – 25 of 47) sorted by relevance

12

/openbmc/u-boot/board/freescale/common/
H A Dcds_via.c49 pci_hose_write_config_dword(hose, dev, PCI_BASE_ADDRESS_0, 0x1ff8); in mpc85xx_config_via_usbide()
80 pci_hose_write_config_dword(hose, dev, PCI_BASE_ADDRESS_0, 0x1e00); in mpc85xx_config_via_power()
91 pci_hose_write_config_dword(hose, dev, PCI_BASE_ADDRESS_0, 0x1c00); in mpc85xx_config_via_ac97()
/openbmc/u-boot/arch/x86/cpu/ivybridge/
H A Dcpu.c106 pci_bus_write_config(bus, usb0, PCI_BASE_ADDRESS_0, in enable_usb_bar()
113 pci_bus_write_config(bus, usb1, PCI_BASE_ADDRESS_0, in enable_usb_bar()
120 pci_bus_write_config(bus, usb3, PCI_BASE_ADDRESS_0, in enable_usb_bar()
/openbmc/u-boot/drivers/pci/
H A Dpci_ftpci100.c52 PCI_BASE_ADDRESS_0 + i * 4, 0xffffffff); in setup_pci_bar()
54 PCI_BASE_ADDRESS_0 + i * 4, &tmp32); in setup_pci_bar()
72 PCI_BASE_ADDRESS_0 + i * 4, in setup_pci_bar()
101 PCI_BASE_ADDRESS_0 + i * 4, alloc_base); in setup_pci_bar()
122 PCI_BASE_ADDRESS_0 + i * 4, 0x0); in setup_pci_bar()
H A Dpci-rcar-gen2.c205 writel(priv->cfg_base + 0x800, devad + PCI_BASE_ADDRESS_0); in rcar_gen2_pci_probe()
214 writel(priv->mem_base + 0x0, devad + PCI_BASE_ADDRESS_0); in rcar_gen2_pci_probe()
221 writel(priv->mem_base + 0x1000, devad + PCI_BASE_ADDRESS_0); in rcar_gen2_pci_probe()
H A Dpci_common.c126 bar = PCI_BASE_ADDRESS_0 + barnum * 4; in pci_write_bar32()
135 bar = PCI_BASE_ADDRESS_0 + barnum * 4; in pci_read_bar32()
H A Dpci_auto.c40 for (bar = PCI_BASE_ADDRESS_0; in dm_pciauto_setup_device()
41 bar < PCI_BASE_ADDRESS_0 + (bars_num * 4); bar += 4) { in dm_pciauto_setup_device()
H A Dpci_auto_old.c50 for (bar = PCI_BASE_ADDRESS_0; in pciauto_setup_device()
51 bar < PCI_BASE_ADDRESS_0 + (bars_num * 4); bar += 4) { in pciauto_setup_device()
H A Dfsl_pci_init.c369 pci_hose_write_config_dword(hose, dev, PCI_BASE_ADDRESS_0, 0xffffffff); in fsl_pci_init()
370 pci_hose_read_config_dword (hose, dev, PCI_BASE_ADDRESS_0, &pcicsrbar_sz); in fsl_pci_init()
378 pci_hose_write_config_dword(hose, dev, PCI_BASE_ADDRESS_0, pcicsrbar); in fsl_pci_init()
499 PCI_BASE_ADDRESS_0, pcicsrbar); in fsl_pci_init()
H A Dpcie_layerscape.c326 dbi_writel(pcie, 0, PCIE_CS2_OFFSET + PCI_BASE_ADDRESS_0); in ls_pcie_disable_bars()
377 writel(size - 1, bar_base + PCI_BASE_ADDRESS_0); in ls_pcie_ep_setup_bar()
/openbmc/u-boot/drivers/misc/
H A Dswap_case.c28 (((offset) - PCI_BASE_ADDRESS_0) / sizeof(u32))
93 case PCI_BASE_ADDRESS_0: in sandbox_swap_case_read_config()
165 case PCI_BASE_ADDRESS_0: in sandbox_swap_case_write_config()
/openbmc/u-boot/drivers/usb/host/
H A Dehci-pci.c37 PCI_BASE_ADDRESS_0, PCI_REGION_MEM); in ehci_pci_init()
76 PCI_BASE_ADDRESS_0, PCI_REGION_MEM); in ehci_pci_legacy_init()
H A Dxhci-pci.c22 PCI_BASE_ADDRESS_0, PCI_REGION_MEM); in xhci_pci_init()
/openbmc/qemu/hw/ide/
H A Dvia.c168 if (ranges_overlap(addr, len, PCI_BASE_ADDRESS_0, 16)) { in via_ide_cfg_read()
171 if (i >= PCI_BASE_ADDRESS_0 && i < PCI_BASE_ADDRESS_0 + 16) { in via_ide_cfg_read()
/openbmc/u-boot/drivers/mmc/
H A Dpci_mmc.c33 host->ioaddr = (void *)dm_pci_map_bar(dev, PCI_BASE_ADDRESS_0, in pci_mmc_probe()
/openbmc/u-boot/drivers/bios_emulator/
H A Datibios.c385 dm_pci_read_config32(pcidev, PCI_BASE_ADDRESS_0, &saveBaseAddress10); in PCI_mapBIOSImage()
391 pci_read_config_dword(pcidev, PCI_BASE_ADDRESS_0, &saveBaseAddress10); in PCI_mapBIOSImage()
452 dm_pci_write_config32(pcidev, PCI_BASE_ADDRESS_0, saveBaseAddress10); in PCI_unmapBIOSImage()
461 pci_write_config_dword(pcidev, PCI_BASE_ADDRESS_0, saveBaseAddress10); in PCI_unmapBIOSImage()
/openbmc/u-boot/arch/x86/cpu/quark/
H A Dquark.c301 qrk_pci_read_config_dword(QUARK_USB_EHCI, PCI_BASE_ADDRESS_0, &bar); in quark_usb_init()
305 qrk_pci_read_config_dword(QUARK_USB_DEVICE, PCI_BASE_ADDRESS_0, &bar); in quark_usb_init()
/openbmc/u-boot/board/gdsys/a38x/
H A Dhydra.c82 fpga = pci_map_bar(devno, PCI_BASE_ADDRESS_0, in hydra_initialize()
/openbmc/u-boot/arch/x86/cpu/baytrail/
H A Dcpu.c56 base = dm_pci_map_bar(dev, PCI_BASE_ADDRESS_0, in arch_cpu_init_dm()
/openbmc/u-boot/board/gdsys/p1022/
H A Dcontrolcenterd.c384 fpga = pci_map_bar(devno, PCI_BASE_ADDRESS_0, in hydra_initialize()
/openbmc/u-boot/cmd/
H A Dpci.c119 reg_addr = PCI_BASE_ADDRESS_0; in pci_bar_show()
182 { "base address 0", PCI_SIZE_32, PCI_BASE_ADDRESS_0 },
H A Duniverse.c57 pci_read_config_dword(busdevfn, PCI_BASE_ADDRESS_0, &val); in universe_init()
H A Dtsi148.c61 pci_read_config_dword(busdevfn, PCI_BASE_ADDRESS_0, &val); in tsi148_init()
/openbmc/u-boot/drivers/video/
H A Dmb862xx.c197 pci_read_config_dword (devbusfn, PCI_BASE_ADDRESS_0, &dev->frameAdrs); in pci_video_init()
/openbmc/u-boot/drivers/virtio/
H A Dvirtio_pci_legacy.c319 priv->ioaddr = dm_pci_map_bar(udev, PCI_BASE_ADDRESS_0, PCI_REGION_IO); in virtio_pci_probe()
/openbmc/u-boot/drivers/net/
H A Drtl8169.c1124 pci_read_config_dword(devno, PCI_BASE_ADDRESS_0 + (region * 4), &iobase); in rtl8169_initialize()
1180 dm_pci_read_config32(dev, PCI_BASE_ADDRESS_0 + region * 4, &iobase); in rtl8169_eth_probe()

12