Home
last modified time | relevance | path

Searched refs:PAD_CTL_HYS (Results 1 – 25 of 98) sorted by relevance

1234

/openbmc/u-boot/board/barco/platinum/
H A Dplatinum.h17 PAD_CTL_HYS)
20 PAD_CTL_HYS)
23 PAD_CTL_HYS)
26 PAD_CTL_HYS)
29 PAD_CTL_HYS)
32 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
35 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
38 PAD_CTL_DSE_80ohm | PAD_CTL_HYS | \
43 PAD_CTL_HYS)
47 PAD_CTL_HYS)
/openbmc/u-boot/board/freescale/mx53smd/
H A Dmx53smd.c43 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
59 NEW_PAD_CTRL(MX53_PAD_FEC_MDIO__FEC_MDIO, PAD_CTL_HYS | in setup_iomux_fec()
63 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
65 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
70 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
72 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
74 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
92 #define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
94 #define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
/openbmc/u-boot/board/freescale/mx35pdk/
H A Dmx35pdk.c111 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
113 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
115 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
117 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
119 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
124 PAD_CTL_HYS | PAD_CTL_PUS_22K_UP), in setup_iomux_fec()
127 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
129 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
131 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
134 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN), in setup_iomux_fec()
[all …]
/openbmc/u-boot/board/technologic/ts4800/
H A Dts4800.c55 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_DSE_HIGH)
73 PAD_CTL_HYS | in setup_iomux_fec()
77 NEW_PAD_CTRL(MX51_PAD_EIM_CS2__FEC_RDATA2, PAD_CTL_HYS), in setup_iomux_fec()
124 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
128 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
130 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
132 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
134 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_SRE_FAST), in board_mmc_init()
135 NEW_PAD_CTRL(MX51_PAD_GPIO1_0__SD1_CD, PAD_CTL_HYS), in board_mmc_init()
136 NEW_PAD_CTRL(MX51_PAD_GPIO1_1__SD1_WP, PAD_CTL_HYS), in board_mmc_init()
/openbmc/u-boot/board/freescale/mx53evk/
H A Dmx53evk.c34 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
48 PAD_CTL_HYS | PAD_CTL_ODE)
119 NEW_PAD_CTRL(MX53_PAD_FEC_MDIO__FEC_MDIO, PAD_CTL_HYS | in setup_iomux_fec()
123 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
125 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
130 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
132 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
134 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
164 #define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
166 #define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
/openbmc/u-boot/board/gateworks/gw_ventana/
H A Dcommon.h20 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
24 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
28 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
30 #define SPI_PAD_CTRL (PAD_CTL_HYS | \
35 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
40 PAD_CTL_DSE_34ohm | PAD_CTL_HYS | PAD_CTL_SRE_FAST)
/openbmc/u-boot/board/liebherr/display5/
H A Dcommon.h12 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
16 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
20 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
22 #define SPI_PAD_CTRL (PAD_CTL_HYS | \
28 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
/openbmc/u-boot/board/freescale/mx51evk/
H A Dmx51evk.c67 NEW_PAD_CTRL(MX51_PAD_EIM_EB2__FEC_MDIO, PAD_CTL_HYS | in setup_iomux_fec()
96 NEW_PAD_CTRL(MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI, PAD_CTL_HYS | in setup_iomux_spi()
290 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
294 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
296 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
298 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
300 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_SRE_FAST), in board_mmc_init()
301 NEW_PAD_CTRL(MX51_PAD_GPIO1_0__SD1_CD, PAD_CTL_HYS), in board_mmc_init()
302 NEW_PAD_CTRL(MX51_PAD_GPIO1_1__SD1_WP, PAD_CTL_HYS), in board_mmc_init()
318 NEW_PAD_CTRL(MX51_PAD_GPIO1_6__GPIO1_6, PAD_CTL_HYS), in board_mmc_init()
[all …]
/openbmc/u-boot/board/menlo/m53menlo/
H A Dm53menlo.c120 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
122 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
124 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
127 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
129 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
135 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
137 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
139 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
141 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
143 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
[all …]
/openbmc/u-boot/board/ge/mx53ppd/
H A Dmx53ppd.c87 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
103 NEW_PAD_CTRL(MX53_PAD_FEC_MDIO__FEC_MDIO, PAD_CTL_HYS | in setup_iomux_fec()
108 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
110 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
115 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
117 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
119 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
136 #define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
138 #define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
/openbmc/u-boot/board/freescale/mx53loco/
H A Dmx53loco.c48 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
74 NEW_PAD_CTRL(MX53_PAD_FEC_MDIO__FEC_MDIO, PAD_CTL_HYS | in setup_iomux_fec()
78 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
80 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
85 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
87 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
89 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
119 #define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
121 #define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
/openbmc/u-boot/board/tqc/tqma6/
H A Dtqma6_mba6.c33 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
36 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
39 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
42 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
45 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
48 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
51 PAD_CTL_DSE_80ohm | PAD_CTL_HYS | \
H A Dtqma6.c34 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
37 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
40 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
43 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
46 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
49 PAD_CTL_DSE_80ohm | PAD_CTL_HYS | \
H A Dtqma6_wru4.c37 PAD_CTL_HYS | \
60 PAD_CTL_HYS | \
68 PAD_CTL_HYS | \
139 PAD_CTL_HYS | \
190 PAD_CTL_HYS | \
199 PAD_CTL_HYS | \
/openbmc/u-boot/arch/arm/include/asm/arch-mx5/
H A Diomux-mx51.h20 PAD_CTL_HYS | PAD_CTL_SRE_FAST)
23 PAD_CTL_HYS)
26 PAD_CTL_HYS)
28 PAD_CTL_PUS_100K_UP | PAD_CTL_HYS)
29 #define MX51_ECSPI_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_HYS | \
35 #define MX51_PAD_CTRL_2 (PAD_CTL_PKE | PAD_CTL_HYS)
36 #define MX51_PAD_CTRL_4 (PAD_CTL_PKE | PAD_CTL_DVS | PAD_CTL_HYS)
69 …0x468, 0x0d4, 3, 0x954, 0, PAD_CTL_PUS_22K_UP | PAD_CTL_SRE_FAST | PAD_CTL_DSE_HIGH | PAD_CTL_HYS),
195 …PAD_SD1_CLK__SD1_CLK = IOMUX_PAD(0x7a0, 0x398, 0x10, __NA_, 0, MX51_SDHCI_PAD_CTRL | PAD_CTL_HYS),
204 …PAD_SD2_CLK__SD2_CLK = IOMUX_PAD(0x7c0, 0x3b8, 0x10, __NA_, 0, MX51_SDHCI_PAD_CTRL | PAD_CTL_HYS),
/openbmc/u-boot/board/kosagi/novena/
H A Dnovena_spl.c32 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
37 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
42 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
46 PAD_CTL_PUS_22K_UP | PAD_CTL_HYS)
50 PAD_CTL_PUS_100K_UP | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
53 (PAD_CTL_HYS | \
60 PAD_CTL_DSE_240ohm | PAD_CTL_HYS | \
66 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
/openbmc/u-boot/board/aristainetos/
H A Daristainetos.c39 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
43 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
46 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
48 #define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
52 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
/openbmc/u-boot/board/seco/common/
H A Dmx6.c34 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
49 PAD_CTL_HYS)
100 PAD_CTL_HYS)
/openbmc/u-boot/board/warp/
H A Dwarp.c33 PAD_CTL_SRE_FAST | PAD_CTL_HYS | \
38 PAD_CTL_SRE_FAST | PAD_CTL_HYS | \
43 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
/openbmc/u-boot/arch/arm/mach-imx/mx6/
H A Dopos6ul.c24 PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
29 PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
34 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_SPEED_MED | \
39 PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_LOW | \
/openbmc/u-boot/board/bachmann/ot1200/
H A Dot1200.c33 OUTPUT_40OHM | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
37 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
40 PAD_CTL_HYS)
42 #define SPI_PAD_CTRL (PAD_CTL_HYS | OUTPUT_40OHM | \
46 PAD_CTL_HYS | PAD_CTL_ODE | PAD_CTL_SRE_FAST)
/openbmc/u-boot/board/compulab/cl-som-imx7/
H A Dmux.c23 PAD_CTL_HYS | PAD_CTL_PUE | \
42 PAD_CTL_PUS_PU100KOHM | PAD_CTL_HYS)
53 #define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SRE_SLOW | \
/openbmc/u-boot/arch/arm/include/asm/mach-imx/
H A Diomux-v3.h106 #define PAD_CTL_HYS (0x1 << 7) macro
126 #define PAD_CTL_HYS (0x1 << 3) macro
138 #define PAD_CTL_HYS (1 << 16) macro
216 #define PAD_CTL_HYS (1 << 8) macro
/openbmc/u-boot/board/toradex/colibri-imx6ull/
H A Dcolibri-imx6ull.c37 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
41 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
44 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
49 #define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | \
52 #define NAND_PAD_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
/openbmc/u-boot/board/embest/mx6boards/
H A Dmx6boards.c43 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
47 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
51 PAD_CTL_HYS)
54 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
57 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
63 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
66 #define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \

1234