| /openbmc/linux/tools/testing/selftests/kvm/x86_64/ |
| H A D | userspace_msr_exit_test.c | 69 .base = MSR_GS_BASE,
103 deny_msr(bitmap_c0000000_read, MSR_GS_BASE); in prepare_bitmaps()
310 GUEST_ASSERT(rdmsr(MSR_GS_BASE) == MSR_GS_BASE); in guest_msr_calls()
313 GUEST_ASSERT(rdmsr(MSR_GS_BASE) != MSR_GS_BASE); in guest_msr_calls()
348 data = test_rdmsr(MSR_GS_BASE); in guest_code_permission_bitmap()
349 GUEST_ASSERT(data != MSR_GS_BASE); in guest_code_permission_bitmap()
356 data = test_rdmsr(MSR_GS_BASE); in guest_code_permission_bitmap()
357 GUEST_ASSERT(data == MSR_GS_BASE); in guest_code_permission_bitmap()
431 case MSR_GS_BASE: in process_rdmsr()
432 run->msr.data = MSR_GS_BASE; in process_rdmsr()
[all …]
|
| H A D | hyperv_svm_test.c | 44 rdmsr_from_l2(MSR_GS_BASE); /* not intercepted */ in l2_guest_code()
46 rdmsr_from_l2(MSR_GS_BASE); /* intercepted */ in l2_guest_code()
116 __set_bit(2 * (MSR_GS_BASE & 0x1fff), svm->msr + 0x800); in guest_code()
|
| H A D | hyperv_evmcs.c | 59 rdmsr_from_l2(MSR_GS_BASE); /* not intercepted */ in l2_guest_code()
61 rdmsr_from_l2(MSR_GS_BASE); /* intercepted */ in l2_guest_code()
157 __set_bit(MSR_GS_BASE & 0x1fff, vmx_pages->msr + 0x400); in guest_code()
|
| /openbmc/linux/arch/x86/power/ |
| H A D | cpu.c | 113 rdmsrl(MSR_GS_BASE, ctxt->kernelmode_gs_base); in __save_processor_state()
233 wrmsrl(MSR_GS_BASE, ctxt->kernelmode_gs_base); in __restore_processor_state()
|
| /openbmc/linux/arch/x86/platform/pvh/ |
| H A D | head.S | 98 mov $MSR_GS_BASE,%ecx
|
| /openbmc/linux/Documentation/arch/x86/ |
| H A D | entry_64.rst | 75 The expensive (paranoid) way is to read back the MSR_GS_BASE value
79 movl $MSR_GS_BASE,%ecx
|
| /openbmc/linux/arch/x86/xen/ |
| H A D | xen-head.S | 41 movl $MSR_GS_BASE,%ecx
|
| H A D | enlighten_pv.c | 1063 case MSR_GS_BASE: in xen_do_write_msr()
|
| /openbmc/linux/arch/x86/kernel/ |
| H A D | head_64.S | 75 movl $MSR_GS_BASE, %ecx
370 movl $MSR_GS_BASE,%ecx
|
| H A D | process_64.c | 110 rdmsrl(MSR_GS_BASE, gs); in __show_regs()
|
| /openbmc/u-boot/arch/x86/include/asm/ |
| H A D | msr-index.h | 21 #define MSR_GS_BASE 0xc0000101 /* 64bit GS base */ macro
|
| /openbmc/linux/tools/testing/selftests/kvm/lib/x86_64/ |
| H A D | vmx.c | 277 vmwrite(HOST_GS_BASE, rdmsr(MSR_GS_BASE)); in init_vmcs_host_state()
|
| /openbmc/linux/tools/arch/x86/include/asm/ |
| H A D | msr-index.h | 16 #define MSR_GS_BASE 0xc0000101 /* 64bit GS base */ macro
|
| /openbmc/linux/arch/x86/include/asm/ |
| H A D | msr-index.h | 16 #define MSR_GS_BASE 0xc0000101 /* 64bit GS base */ macro
|
| /openbmc/linux/arch/x86/entry/ |
| H A D | entry_64.S | 960 movl $MSR_GS_BASE, %ecx
|
| /openbmc/linux/arch/x86/lib/ |
| H A D | insn-eval.c | 714 rdmsrl(MSR_GS_BASE, base); in insn_get_seg_base()
|
| /openbmc/linux/arch/x86/kvm/svm/ |
| H A D | svm.c | 92 { .index = MSR_GS_BASE, .always = true },
2872 case MSR_GS_BASE: in svm_get_msr()
3099 case MSR_GS_BASE: in svm_set_msr()
|
| /openbmc/linux/arch/x86/kvm/vmx/ |
| H A D | vmx.c | 172 MSR_GS_BASE,
2005 case MSR_GS_BASE: in vmx_get_msr()
2191 case MSR_GS_BASE: in vmx_set_msr()
7525 vmx_disable_intercept_for_msr(vcpu, MSR_GS_BASE, MSR_TYPE_RW); in vmx_vcpu_create()
|
| H A D | nested.c | 650 MSR_GS_BASE, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
874 CC(e->index == MSR_GS_BASE) || in nested_vmx_load_msr_check()
|
| /openbmc/linux/arch/x86/kernel/cpu/ |
| H A D | common.c | 765 wrmsrl(MSR_GS_BASE, cpu_kernelmode_gs_base(cpu)); in switch_gdt_and_percpu_base()
|
| /openbmc/linux/arch/x86/kvm/ |
| H A D | x86.c | 1850 case MSR_GS_BASE: in __kvm_set_msr()
|