Home
last modified time | relevance | path

Searched refs:IP0_11_8 (Results 1 – 14 of 14) sorted by relevance

/openbmc/u-boot/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c54 #define GPSR0_2 F_(DU_DR4, IP0_11_8)
155 #define IP0_11_8 FM(DU_DR4) FM(HCTS0_N) F_(0, 0) FM(A2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_… macro
261 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
392 PINMUX_IPSR_GPSR(IP0_11_8, DU_DR4),
393 PINMUX_IPSR_GPSR(IP0_11_8, HCTS0_N),
394 PINMUX_IPSR_GPSR(IP0_11_8, A2),
2265 IP0_11_8
H A Dpfc-r8a77995.c41 #define GPSR0_4 F_(MSIOF2_TXD, IP0_11_8)
203 #define IP0_11_8 FM(MSIOF2_TXD) FM(SCL3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0… macro
353 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
530 PINMUX_IPSR_GPSR(IP0_11_8, MSIOF2_TXD),
531 PINMUX_IPSR_MSEL(IP0_11_8, SCL3_A, SEL_I2C3_0),
2267 IP0_11_8
H A Dpfc-r8a77990.c111 #define GPSR2_2 F_(QSPI0_MISO_IO1, IP0_11_8)
191 #define IP0_11_8 FM(QSPI0_MISO_IO1) FM(HRTS4_N_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) … macro
363 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
531 PINMUX_IPSR_GPSR(IP0_11_8, QSPI0_MISO_IO1),
532 PINMUX_IPSR_MSEL(IP0_11_8, HRTS4_N_A, SEL_HSCIF4_0),
4937 IP0_11_8
H A Dpfc-r8a7796.c97 #define GPSR2_11 F_(AVB_PHY_INT, IP0_11_8)
220 #define IP0_11_8 FM(AVB_PHY_INT) F_(0, 0) FM(MSIOF2_SYNC_C) FM(RX4_A) F_(0, 0) F_(0, 0) F_(0, 0)… macro
411 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
615 PINMUX_IPSR_GPSR(IP0_11_8, AVB_PHY_INT),
616 PINMUX_IPSR_MSEL(IP0_11_8, MSIOF2_SYNC_C, SEL_MSIOF2_2),
617 PINMUX_IPSR_MSEL(IP0_11_8, RX4_A, SEL_SCIF4_0),
5320 IP0_11_8
H A Dpfc-r8a7795.c91 #define GPSR2_11 F_(AVB_PHY_INT, IP0_11_8)
214 #define IP0_11_8 FM(AVB_PHY_INT) F_(0, 0) FM(MSIOF2_SYNC_C) FM(RX4_A) F_(0, 0) F_(0, 0) F_(0, 0)… macro
405 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
611 PINMUX_IPSR_GPSR(IP0_11_8, AVB_PHY_INT),
612 PINMUX_IPSR_MSEL(IP0_11_8, MSIOF2_SYNC_C, SEL_MSIOF2_2),
613 PINMUX_IPSR_MSEL(IP0_11_8, RX4_A, SEL_SCIF4_0),
5363 IP0_11_8
/openbmc/linux/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c65 #define GPSR0_2 F_(DU_DR4, IP0_11_8)
166 #define IP0_11_8 FM(DU_DR4) FM(HCTS0_N) F_(0, 0) FM(A2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_… macro
271 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
401 PINMUX_IPSR_GPSR(IP0_11_8, DU_DR4),
402 PINMUX_IPSR_GPSR(IP0_11_8, HCTS0_N),
403 PINMUX_IPSR_GPSR(IP0_11_8, A2),
2238 IP0_11_8
H A Dpfc-r8a77980.c67 #define GPSR0_2 F_(DU_DR4, IP0_11_8)
200 #define IP0_11_8 FM(DU_DR4) FM(TX4) FM(GETHER_RMII_RXD0) FM(A2) F_(0, 0) F_(0, 0) F_(0, 0) F_(… macro
321 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
471 PINMUX_IPSR_GPSR(IP0_11_8, DU_DR4),
472 PINMUX_IPSR_GPSR(IP0_11_8, TX4),
473 PINMUX_IPSR_GPSR(IP0_11_8, GETHER_RMII_RXD0),
474 PINMUX_IPSR_GPSR(IP0_11_8, A2),
2692 IP0_11_8
H A Dpfc-r8a77995.c50 #define GPSR0_4 F_(MSIOF2_TXD, IP0_11_8)
212 #define IP0_11_8 FM(MSIOF2_TXD) FM(SCL3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0… macro
362 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
540 PINMUX_IPSR_GPSR(IP0_11_8, MSIOF2_TXD),
541 PINMUX_IPSR_MSEL(IP0_11_8, SCL3_A, SEL_I2C3_0),
2679 IP0_11_8
H A Dpfc-r8a7778.c559 PINMUX_IPSR_MSEL(IP0_11_8, SD1_DAT2_A, SEL_SD1_A),
560 PINMUX_IPSR_GPSR(IP0_11_8, MMC_D2),
561 PINMUX_IPSR_GPSR(IP0_11_8, BS),
562 PINMUX_IPSR_GPSR(IP0_11_8, ATADIR0_A),
563 PINMUX_IPSR_GPSR(IP0_11_8, SDSELF_A),
564 PINMUX_IPSR_GPSR(IP0_11_8, PWM4_B),
H A Dpfc-r8a77990.c136 #define GPSR2_2 F_(QSPI0_MISO_IO1, IP0_11_8)
216 #define IP0_11_8 FM(QSPI0_MISO_IO1) FM(HRTS4_N_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) … macro
388 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
561 PINMUX_IPSR_GPSR(IP0_11_8, QSPI0_MISO_IO1),
562 PINMUX_IPSR_MSEL(IP0_11_8, HRTS4_N_A, SEL_HSCIF4_0),
4794 IP0_11_8
H A Dpfc-r8a77951.c133 #define GPSR2_11 F_(AVB_PHY_INT, IP0_11_8)
256 #define IP0_11_8 FM(AVB_PHY_INT) F_(0, 0) FM(MSIOF2_SYNC_C) FM(RX4_A) F_(0, 0) F_(0, 0) F_(0, 0)… macro
447 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
654 PINMUX_IPSR_GPSR(IP0_11_8, AVB_PHY_INT),
655 PINMUX_IPSR_MSEL(IP0_11_8, MSIOF2_SYNC_C, SEL_MSIOF2_2),
656 PINMUX_IPSR_MSEL(IP0_11_8, RX4_A, SEL_SCIF4_0),
5353 IP0_11_8
H A Dpfc-r8a7796.c138 #define GPSR2_11 F_(AVB_PHY_INT, IP0_11_8)
261 #define IP0_11_8 FM(AVB_PHY_INT) F_(0, 0) FM(MSIOF2_SYNC_C) FM(RX4_A) F_(0, 0) F_(0, 0) F_(0, 0)… macro
452 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
660 PINMUX_IPSR_GPSR(IP0_11_8, AVB_PHY_INT),
661 PINMUX_IPSR_MSEL(IP0_11_8, MSIOF2_SYNC_C, SEL_MSIOF2_2),
662 PINMUX_IPSR_MSEL(IP0_11_8, RX4_A, SEL_SCIF4_0),
5308 IP0_11_8
H A Dpfc-r8a77965.c138 #define GPSR2_11 F_(AVB_PHY_INT, IP0_11_8)
261 #define IP0_11_8 FM(AVB_PHY_INT) F_(0, 0) FM(MSIOF2_SYNC_C) FM(RX4_A) F_(0, 0) F_(0, 0) F_(0, 0)… macro
452 FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
660 PINMUX_IPSR_GPSR(IP0_11_8, AVB_PHY_INT),
661 PINMUX_IPSR_MSEL(IP0_11_8, MSIOF2_SYNC_C, SEL_MSIOF2_2),
662 PINMUX_IPSR_MSEL(IP0_11_8, RX4_A, SEL_SCIF4_0),
5549 IP0_11_8
H A Dpfc-r8a77470.c559 PINMUX_IPSR_GPSR(IP0_11_8, SD0_DAT0),
560 PINMUX_IPSR_MSEL(IP0_11_8, SSI_SDATA1_C, SEL_SSI1_2),
561 PINMUX_IPSR_MSEL(IP0_11_8, RX4_E, SEL_SCIF4_4),