Home
last modified time | relevance | path

Searched refs:IMX6QDL_CLK_PLL3_USB_OTG (Results 1 – 25 of 25) sorted by relevance

/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6qdl-savageboard.dtsi101 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
102 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6-logicpd-som.dtsi32 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
33 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-nit6xlite.dtsi162 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
163 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-pico.dtsi163 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
164 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-nitrogen6x.dtsi218 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
219 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-nitrogen6_som2.dtsi245 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
246 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-sabrelite.dtsi262 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
263 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-gw53xx.dtsi190 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
191 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-gw52xx.dtsi190 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
191 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-gw54xx.dtsi210 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
211 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6q-pistachio.dts172 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
173 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-nitrogen6_max.dtsi301 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
302 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-gw5904.dtsi192 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
193 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-sabreauto.dtsi264 <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
265 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-sabresd.dtsi190 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
191 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-gw5903.dtsi216 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
217 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-gw560x.dtsi269 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
270 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl.dtsi800 clocks = <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
/openbmc/u-boot/arch/arm/dts/
H A Dimx6-logicpd-som.dtsi52 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
53 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-sabresd.dtsi185 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
186 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl-sabreauto.dtsi251 <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
252 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
H A Dimx6qdl.dtsi79 clocks = <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
/openbmc/u-boot/include/dt-bindings/clock/
H A Dimx6qdl-clock.h185 #define IMX6QDL_CLK_PLL3_USB_OTG 172 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dimx6qdl-clock.h182 #define IMX6QDL_CLK_PLL3_USB_OTG 172 macro
/openbmc/linux/drivers/clk/imx/
H A Dclk-imx6q.c162 case IMX6QDL_CLK_PLL3_USB_OTG: in ldb_di_sel_by_clock_id()
276 hws[IMX6QDL_CLK_PLL3_USB_OTG]->clk); in mmdc_ch1_disable()
509 hws[IMX6QDL_CLK_PLL3_USB_OTG] = imx_clk_hw_gate("pll3_usb_otg", "pll3_bypass", base + 0x10, 13); in imx6q_clocks_init()
985 hws[IMX6QDL_CLK_PLL3_USB_OTG]->clk); in imx6q_clocks_init()