Home
last modified time | relevance | path

Searched refs:FM2_DTSEC5 (Results 1 – 7 of 7) sorted by relevance

/openbmc/u-boot/drivers/net/fm/
H A Dp5040.c23 [FM2_DTSEC5] = FSL_CORENET_DEVDISR2_DTSEC2_5,
76 if ((port == FM2_DTSEC5) && ((rcwsr11 & FSL_CORENET_RCWSR11_EC2) == in fman_port_enet_if()
80 if ((port == FM2_DTSEC5) && ((rcwsr11 & FSL_CORENET_RCWSR11_EC2) == in fman_port_enet_if()
97 case FM2_DTSEC5: in fman_port_enet_if()
H A Dt4240.c28 [FM2_DTSEC5] = FSL_CORENET_DEVDISR2_DTSEC2_5,
93 if ((port == FM2_DTSEC5) && ((rcwsr13 & FSL_CORENET_RCWSR13_EC1) == in fman_port_enet_if()
120 case FM2_DTSEC5: in fman_port_enet_if()
157 case FM2_DTSEC5: in fman_port_enet_if()
/openbmc/u-boot/board/freescale/t4qds/
H A Deth.c461 qsgmiiphy_fix[FM2_DTSEC5] = 1; in initialize_qsgmiiphy_fix()
717 fm_info_set_phy_address(FM2_DTSEC5, slot_qsgmii_phyaddr[3][0]); in board_eth_init()
729 fm_info_set_phy_address(FM2_DTSEC5, slot_qsgmii_phyaddr[3][0]); in board_eth_init()
741 fm_info_set_phy_address(FM2_DTSEC5, slot_qsgmii_phyaddr[3][0]); in board_eth_init()
826 idx + 1, i == FM2_DTSEC5 ? 1 : 2); in board_eth_init()
827 fm_info_set_phy_address(i, i == FM2_DTSEC5 ? 1 : 2); in board_eth_init()
/openbmc/u-boot/board/freescale/common/
H A Dfman.c81 [FM2_DTSEC5] = SGMII_FM2_DTSEC5, in serdes_device_from_fm_port()
/openbmc/u-boot/board/varisys/cyrus/
H A Deth.c23 #define SECOND_PORT FM2_DTSEC5
/openbmc/u-boot/board/freescale/t4rdb/
H A Deth.c120 fm_disable_port(FM2_DTSEC5); in board_eth_init()
/openbmc/u-boot/include/
H A Dfm_eth.h30 FM2_DTSEC5, enumerator