Home
last modified time | relevance | path

Searched refs:DQS (Results 1 – 25 of 41) sorted by relevance

12

/openbmc/u-boot/board/advantech/dms-ba16/
H A Dsamsung-2g.cfg9 /* Read DQS Gating calibration */
H A Dmicron-1g.cfg9 /* Read DQS Gating calibration */
/openbmc/u-boot/board/aristainetos/
H A Dnt5cc256m16cp.cfg12 * DQS gating, read delay, write delay calibration values
H A Dmt41j128M.cfg13 * DQS gating, read delay, write delay calibration values
/openbmc/u-boot/board/samtec/vining_2000/
H A Dimximage.cfg87 /* DQS Read Gate */
/openbmc/u-boot/board/freescale/mx6sxsabreauto/
H A Dimximage.cfg87 /* DQS Read Gate */
/openbmc/u-boot/board/freescale/mx6sxsabresd/
H A Dimximage.cfg87 /* DQS Read Gate */
/openbmc/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_read_leveling.c122 dram_info->rl_val[cs][pup][DQS] = in ddr3_read_leveling_hw()
732 dram_info->rl_val[cs][pup][DQS] = (reg & 0x3F); in ddr3_read_leveling_single_cs_rl_mode()
1207 dram_info->rl_val[cs][pup][DQS] = (reg & 0x3F); in ddr3_read_leveling_single_cs_window_mode()
H A Dddr3_hw_training.h115 #define DQS 6 macro
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx93-tqma9352.dtsi69 * no DQS, RXCLKSRC internal loop back, max 66 MHz
/openbmc/u-boot/board/ge/bx50v3/
H A Dbx50v3.cfg70 /* Read DQS Gating calibration */
/openbmc/u-boot/drivers/ram/aspeed/
H A DKconfig126 to fine-tune the write DQ/DQS alignment. Please don't change it if you
/openbmc/u-boot/board/seco/mx6quq7/
H A Dmx6quq7-2g.cfg95 /* DQS gating, read delay, write delay calibration values */
/openbmc/u-boot/board/Seagate/nas220/
H A Dkwbimage.cfg105 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/Seagate/dockstar/
H A Dkwbimage.cfg102 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/Synology/ds109/
H A Dkwbimage.cfg103 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/Seagate/goflexhome/
H A Dkwbimage.cfg105 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/Marvell/dreamplug/
H A Dkwbimage.cfg100 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/Marvell/sheevaplug/
H A Dkwbimage.cfg99 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/Marvell/guruplug/
H A Dkwbimage.cfg99 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/ccv/xpress/
H A Dimximage.cfg105 /* Read DQS Gating calibration */
/openbmc/u-boot/board/LaCie/netspace_v2/
H A Dkwbimage.cfg99 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/cloudengines/pogo_e02/
H A Dkwbimage.cfg103 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/iomega/iconnect/
H A Dkwbimage.cfg99 # bit10: 0, differential DQS enabled
/openbmc/u-boot/board/Marvell/openrd/
H A Dkwbimage.cfg99 # bit10: 0, differential DQS enabled

12