Home
last modified time | relevance | path

Searched refs:DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn303/
H A Dirq_service_dcn303.c27 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn303()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn201/
H A Dirq_service_dcn201.c50 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn201()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn10/
H A Dirq_service_dcn10.c58 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn10()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn20/
H A Dirq_service_dcn20.c61 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn20()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn302/
H A Dirq_service_dcn302.c55 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn302()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn21/
H A Dirq_service_dcn21.c62 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn21()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn314/
H A Dirq_service_dcn314.c58 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn314()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn315/
H A Dirq_service_dcn315.c63 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn315()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn31/
H A Dirq_service_dcn31.c56 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn31()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn32/
H A Dirq_service_dcn32.c57 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn32()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/irq/dcn30/
H A Dirq_service_dcn30.c68 case DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL: in to_dal_irq_source_dcn30()
/openbmc/linux/drivers/gpu/drm/amd/include/ivsrcid/dcn/
H A Dirqsrcs_dcn_1_0.h589 #define DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL 0x1E // D1 : OTG vertical interrupt 0 OTG1… macro
/openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c3718 DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL, in dcn10_register_irq_handlers()