Home
last modified time | relevance | path

Searched refs:CMSTR (Results 1 – 8 of 8) sorted by relevance

/openbmc/qemu/hw/timer/
H A Drenesas_cmt.c43 REG16(CMSTR, 0)
44 FIELD(CMSTR, STR0, 0, 1)
45 FIELD(CMSTR, STR1, 1, 1)
46 FIELD(CMSTR, STR, 0, 2)
101 ret = FIELD_DP16(ret, CMSTR, STR, in cmt_read()
102 FIELD_EX16(cmt->cmstr, CMSTR, STR)); in cmt_read()
144 cmt->cmstr = FIELD_EX16(val, CMSTR, STR); in cmt_write()
145 start_stop(cmt, 0, FIELD_EX16(cmt->cmstr, CMSTR, STR0)); in cmt_write()
146 start_stop(cmt, 1, FIELD_EX16(cmt->cmstr, CMSTR, STR1)); in cmt_write()
171 if (FIELD_EX16(cmt->cmstr, CMSTR, STR) & (1 << ch)) { in cmt_write()
/openbmc/u-boot/arch/sh/lib/
H A Dtime_sh2.c23 writew(readw(CMSTR) | 0x01, CMSTR); in cmt_timer_start()
28 writew(readw(CMSTR) & ~0x01, CMSTR); in cmt_timer_stop()
/openbmc/u-boot/arch/sh/include/asm/
H A Dcpu_sh7269.h21 #define CMSTR 0xFFFEC000 macro
H A Dcpu_sh7264.h28 #define CMSTR 0xFFFEC000 macro
H A Dcpu_sh7203.h28 #define CMSTR 0xFFFEC000 macro
H A Dcpu_sh7723.h89 #define CMSTR 0xA44A0000 macro
H A Dcpu_sh7724.h110 #define CMSTR 0xA44A0000 macro
H A Dcpu_sh7722.h258 #define CMSTR 0xA44A0000 macro