Home
last modified time | relevance | path

Searched refs:CLK_TOP_P1_1MHZ (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dmt7629-clk.h21 #define CLK_TOP_P1_1MHZ 11 macro
H A Dmt7622-clk.h23 #define CLK_TOP_P1_1MHZ 11 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h24 #define CLK_TOP_P1_1MHZ 11 macro
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt7622.c265 FACTOR(CLK_TOP_P1_1MHZ, "p1_1mhz", "eth1pll", 1, 500),
H A Dclk-mt7629.c364 FACTOR(CLK_TOP_P1_1MHZ, "p1_1mhz", "eth1pll", 1, 500),
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7629.c87 FACTOR0(CLK_TOP_P1_1MHZ, CLK_APMIXED_ETH1PLL, 1, 500),