Searched refs:CLK_TOP_ETH_500M (Results 1 – 7 of 7) sorted by relevance
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 24 #define CLK_TOP_ETH_500M 14 macro
|
| H A D | mt7622-clk.h | 67 #define CLK_TOP_ETH_500M 55 macro
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 27 #define CLK_TOP_ETH_500M 14 macro
|
| /openbmc/u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt7629.c | 90 FACTOR0(CLK_TOP_ETH_500M, CLK_APMIXED_ETH1PLL, 1, 1),
518 GATE_ETH1(CLK_ETH_ESW_EN, CLK_TOP_ETH_500M, 16),
|
| /openbmc/linux/drivers/clk/mediatek/ |
| H A D | clk-mt7622.c | 309 FACTOR(CLK_TOP_ETH_500M, "eth_500m", "eth1pll", 1, 1),
|
| H A D | clk-mt7629.c | 367 FACTOR(CLK_TOP_ETH_500M, "eth_500m", "eth1pll", 1, 1),
|
| /openbmc/linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt7622.dtsi | 913 clocks = <&topckgen CLK_TOP_ETH_500M>;
|