Home
last modified time | relevance | path

Searched refs:CLKID_VCLK_DIV4 (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Daxg-clkc.h134 #define CLKID_VCLK_DIV4 124 macro
H A Dgxbb-clkc.h195 #define CLKID_VCLK_DIV4 187 macro
H A Dmeson8b-clkc.h151 #define CLKID_VCLK_DIV4 144 macro
H A Dg12a-clkc.h161 #define CLKID_VCLK_DIV4 150 macro
/openbmc/linux/drivers/clk/meson/
H A Dmeson8b.c2921 [CLKID_VCLK_DIV4] = &meson8b_vclk_div4_div_gate.hw,
3125 [CLKID_VCLK_DIV4] = &meson8b_vclk_div4_div_gate.hw,
3340 [CLKID_VCLK_DIV4] = &meson8b_vclk_div4_div_gate.hw,
H A Dgxbb.c2914 [CLKID_VCLK_DIV4] = &gxbb_vclk_div4.hw,
3121 [CLKID_VCLK_DIV4] = &gxbb_vclk_div4.hw,
H A Dg12a.c4401 [CLKID_VCLK_DIV4] = &g12a_vclk_div4.hw,
4626 [CLKID_VCLK_DIV4] = &g12a_vclk_div4.hw,
4886 [CLKID_VCLK_DIV4] = &g12a_vclk_div4.hw,
H A Daxg.c2019 [CLKID_VCLK_DIV4] = &axg_vclk_div4.hw,