| /openbmc/linux/drivers/clk/samsung/ |
| H A D | clk-s3c64xx.c | 185 DIV(ARMCLK, "armclk", "mout_apll", CLK_DIV0, 0, 3),
190 DIV(ARMCLK, "armclk", "mout_apll", CLK_DIV0, 0, 4),
320 ALIAS(ARMCLK, NULL, "armclk"),
467 clk_hw_get_rate(hws[ARMCLK])); in s3c64xx_clk_init()
|
| /openbmc/linux/include/dt-bindings/mfd/ |
| H A D | dbx500-prcmu.h | 13 #define ARMCLK 0 macro
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | samsung,s3c64xx-clock.h | 25 #define ARMCLK 6 macro
|
| H A D | rk3036-cru.h | 14 #define ARMCLK 4 macro
|
| H A D | rk3188-cru-common.h | 17 #define ARMCLK 7 macro
|
| H A D | rk3128-cru.h | 15 #define ARMCLK 5 macro
|
| H A D | rk3228-cru.h | 15 #define ARMCLK 5 macro
|
| H A D | rv1108-cru.h | 14 #define ARMCLK 3 macro
|
| H A D | px30-cru.h | 13 #define ARMCLK 7 macro
|
| H A D | rk3308-cru.h | 15 #define ARMCLK 5 macro
|
| H A D | rk3328-cru.h | 16 #define ARMCLK 6 macro
|
| H A D | rk3288-cru.h | 16 #define ARMCLK 6 macro
|
| H A D | rockchip,rv1126-cru.h | 71 #define ARMCLK 5 macro
|
| /openbmc/u-boot/include/dt-bindings/clock/ |
| H A D | rk3036-cru.h | 14 #define ARMCLK 4 macro
|
| H A D | rk3128-cru.h | 13 #define ARMCLK 4 macro
|
| H A D | rk3228-cru.h | 14 #define ARMCLK 5 macro
|
| H A D | rk3188-cru-common.h | 17 #define ARMCLK 7 macro
|
| H A D | rv1108-cru.h | 14 #define ARMCLK 3 macro
|
| H A D | rk3288-cru.h | 13 #define ARMCLK 6 macro
|
| H A D | rk3328-cru.h | 15 #define ARMCLK 6 macro
|
| /openbmc/linux/arch/arm/boot/dts/rockchip/ |
| H A D | rv1126.dtsi | 35 clocks = <&cru ARMCLK>;
43 clocks = <&cru ARMCLK>;
51 clocks = <&cru ARMCLK>;
59 clocks = <&cru ARMCLK>;
|
| /openbmc/u-boot/board/samsung/smdkc100/ |
| H A D | lowlevel_init.S | 110 ldr r1, =0x9000 @ ARMCLK/4
|
| /openbmc/linux/drivers/clk/rockchip/ |
| H A D | clk-rk3188.c | 802 rockchip_clk_register_armclk(ctx, ARMCLK, "armclk", in rk3066a_clk_init()
828 rockchip_clk_register_armclk(ctx, ARMCLK, "armclk", in rk3188a_clk_init()
|
| /openbmc/linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3328.dtsi | 42 clocks = <&cru ARMCLK>;
55 clocks = <&cru ARMCLK>;
68 clocks = <&cru ARMCLK>;
81 clocks = <&cru ARMCLK>;
810 <&cru SCLK_WIFI>, <&cru ARMCLK>,
|
| /openbmc/u-boot/doc/device-tree-bindings/clock/ |
| H A D | rockchip,rk3288-dmc.txt | 126 <&cru ARMCLK>;
|