| /openbmc/linux/drivers/hwmon/ |
| H A D | sbrmi.c | 66 u32 pwr_limit_max;
72 u32 data_in;
73 u32 data_out;
192 u32 attr, int channel, long *val) in sbrmi_read()
226 u32 attr, int channel, long val) in sbrmi_write()
250 u32 attr, int channel) in sbrmi_is_visible()
|
| /openbmc/linux/drivers/mcb/ |
| H A D | mcb-parse.c | 43 u32 dev_mapbase; in chameleon_parse_gdd()
44 u32 offset; in chameleon_parse_gdd()
45 u32 size; in chameleon_parse_gdd()
137 u32 dtype; in chameleon_get_bar()
185 u32 hsize; in chameleon_parse_cells()
186 u32 table_size; in chameleon_parse_cells()
|
| /openbmc/linux/drivers/acpi/acpica/ |
| H A D | rsutils.c | 64 u32 i; in acpi_rs_encode_bitmask()
98 u32 i; in acpi_rs_move_data()
132 ACPI_MOVE_32_TO_32(&ACPI_CAST_PTR(u32, destination)[i], in acpi_rs_move_data()
133 &ACPI_CAST_PTR(u32, source)[i]); in acpi_rs_move_data()
330 (u32)strlen(ACPI_CAST_PTR(char, &aml_resource_source[1])) + in acpi_rs_get_resource_source()
333 total_length = (u32)ACPI_ROUND_UP_TO_NATIVE_WORD(total_length); in acpi_rs_get_resource_source()
739 args[0]->buffer.length = (u32) buffer.length; in acpi_rs_set_srs_method_data()
|
| /openbmc/linux/sound/pci/oxygen/ |
| H A D | oxygen_io.c | 28 u32 oxygen_read32(struct oxygen *chip, unsigned int reg) in oxygen_read32()
48 void oxygen_write32(struct oxygen *chip, unsigned int reg, u32 value) in oxygen_write32()
78 u32 value, u32 mask) in oxygen_write32_masked()
80 u32 tmp = inl(chip->addr + reg); in oxygen_write32_masked()
121 u32 reg; in oxygen_write_ac97()
147 u32 reg; in oxygen_read_ac97()
|
| /openbmc/u-boot/drivers/spi/ |
| H A D | sh_qspi.c | 47 u32 spdr;
63 u32 spbmul0;
64 u32 spbmul1;
65 u32 spbmul2;
66 u32 spbmul3;
149 u32 nbyte, chunk; in sh_qspi_xfer_common()
153 u32 *spbmul0 = &ss->regs->spbmul0; in sh_qspi_xfer_common()
|
| /openbmc/u-boot/common/spl/ |
| H A D | spl_mmc.c | 21 u32 image_size_sectors; in mmc_load_legacy()
97 static int spl_mmc_get_device_index(u32 boot_device) in spl_mmc_get_device_index()
114 static int spl_mmc_find_device(struct mmc **mmcp, u32 boot_device) in spl_mmc_find_device()
287 u32 __weak spl_boot_mode(const u32 boot_device) in spl_boot_mode()
300 int spl_boot_partition(const u32 boot_device) in spl_boot_partition()
313 u32 boot_mode; in spl_mmc_load()
|
| /openbmc/u-boot/arch/arm/include/asm/arch-omap3/ |
| H A D | mem.h | 480 u32 is_mem_sdr(void);
481 u32 mem_ok(u32 cs);
483 u32 get_sdr_cs_size(u32);
484 u32 get_sdr_cs_offset(u32);
|
| /openbmc/u-boot/arch/arm/mach-imx/mx7ulp/ |
| H A D | pcc.c | 83 u32 reg, val; in pcc_clock_enable()
113 u32 reg, val, i, clksrc_type; in pcc_clock_sel()
162 u32 reg, val; in pcc_clock_div_config()
198 u32 reg, val; in pcc_clock_is_enable()
214 u32 reg, val, clksrc_type; in pcc_clock_get_clksrc()
253 u32 pcc_clock_get_rate(enum pcc_clk clk) in pcc_clock_get_rate()
255 u32 reg, val, rate, frac, div; in pcc_clock_get_rate()
|
| /openbmc/linux/drivers/auxdisplay/ |
| H A D | arm-charlcd.c | 68 u32 phybase;
69 u32 physize;
118 u32 val; in charlcd_4bit_read_char()
188 u32 cmdlo = (cmd << 4) & 0xf0; in charlcd_4bit_command()
189 u32 cmdhi = (cmd & 0xf0); in charlcd_4bit_command()
199 u32 chlo = (ch << 4) & 0xf0; in charlcd_4bit_char()
200 u32 chhi = (ch & 0xf0); in charlcd_4bit_char()
|
| /openbmc/linux/drivers/clocksource/ |
| H A D | arm_global_timer.c | 55 static u32 gt_psv_new, gt_psv_bck, gt_target_rate;
70 u32 lower; in _gt_counter_read()
71 u32 upper, old_upper; in _gt_counter_read()
244 static void gt_write_presc(u32 psv) in gt_write_presc()
246 u32 reg; in gt_write_presc()
254 static u32 gt_read_presc(void) in gt_read_presc()
256 u32 reg; in gt_read_presc()
|
| /openbmc/linux/arch/powerpc/platforms/powernv/ |
| H A D | opal-lpc.c | 68 static u32 opal_lpc_inl(unsigned long port) in opal_lpc_inl()
111 static void opal_lpc_outl(u32 val, unsigned long port) in opal_lpc_outl()
188 u32 data, pos, len, todo; in lpc_debug_read()
250 rc = __put_user((u32)data, (u32 __user *)ubuf); in lpc_debug_read()
279 u32 data, pos, len, todo; in lpc_debug_write()
320 rc = __get_user(data, (u32 __user *)ubuf); in lpc_debug_write()
|
| /openbmc/linux/sound/soc/amd/raven/ |
| H A D | acp3x-i2s.c | 42 u32 tx_mask, u32 rx_mask, int slots, int slot_width) in acp3x_i2s_set_tdm_slot()
45 u32 frm_len; in acp3x_i2s_set_tdm_slot()
80 u32 val; in acp3x_i2s_hwparams()
81 u32 reg_val, frmt_reg; in acp3x_i2s_hwparams()
152 u32 ret, val, period_bytes, reg_val, ier_val, water_val; in acp3x_i2s_trigger()
153 u32 buf_size, buf_reg; in acp3x_i2s_trigger()
|
| /openbmc/linux/arch/powerpc/platforms/85xx/ |
| H A D | smp.c | 35 u32 addr_h;
36 u32 addr_l;
37 u32 r3_h;
38 u32 r3_l;
39 u32 reserved;
40 u32 pir;
169 static inline u32 read_spin_table_addr_l(void *spin_table) in read_spin_table_addr_l()
|
| /openbmc/linux/drivers/net/wireless/intel/iwlwifi/mvm/ |
| H A D | mld-mac.c | 20 u32 action) in iwl_mvm_mld_mac_ctxt_cmd_common()
96 u32 action, bool force_assoc_off) in iwl_mvm_mld_mac_ctxt_cmd_sta()
161 u32 action) in iwl_mvm_mld_mac_ctxt_cmd_listener()
180 u32 action) in iwl_mvm_mld_mac_ctxt_cmd_ibss()
197 u32 action) in iwl_mvm_mld_mac_ctxt_cmd_p2p_device()
216 u32 action) in iwl_mvm_mld_mac_ctxt_cmd_ap_go()
236 u32 action, bool force_assoc_off) in iwl_mvm_mld_mac_ctx_send()
|
| /openbmc/linux/drivers/pwm/ |
| H A D | pwm-hibvt.c | 44 u32 num_pwms;
71 static void hibvt_pwm_set_bits(void __iomem *base, u32 offset, in hibvt_pwm_set_bits()
72 u32 mask, u32 data) in hibvt_pwm_set_bits()
75 u32 value; in hibvt_pwm_set_bits()
103 u32 freq, period, duty; in hibvt_pwm_config()
136 u32 freq, value; in hibvt_pwm_get_state()
|
| /openbmc/linux/drivers/clk/imx/ |
| H A D | clk-composite-8m.c | 100 u32 orig, val; in imx8m_clk_composite_divider_set_rate()
113 val |= (u32)(prediv_value - 1) << divider->shift; in imx8m_clk_composite_divider_set_rate()
114 val |= (u32)(div_value - 1) << PCG_DIV_SHIFT; in imx8m_clk_composite_divider_set_rate()
133 u32 val; in imx8m_divider_determine_rate()
169 u32 val = clk_mux_index_to_val(mux->table, mux->flags, index); in imx8m_clk_composite_mux_set_parent()
171 u32 reg; in imx8m_clk_composite_mux_set_parent()
210 u32 composite_flags, in __imx8m_clk_hw_composite()
|
| /openbmc/linux/drivers/clk/x86/ |
| H A D | clk-cgu.h | 300 static inline void lgm_set_clk_val(struct regmap *membase, u32 reg, in lgm_set_clk_val()
301 u8 shift, u8 width, u32 set_val) in lgm_set_clk_val()
303 u32 mask = (GENMASK(width - 1, 0) << shift); in lgm_set_clk_val()
308 static inline u32 lgm_get_clk_val(struct regmap *membase, u32 reg, in lgm_get_clk_val()
311 u32 mask = (GENMASK(width - 1, 0) << shift); in lgm_get_clk_val()
312 u32 val; in lgm_get_clk_val()
|
| /openbmc/linux/drivers/gpu/drm/hisilicon/hibmc/ |
| H A D | hibmc_drm_drv.c | 36 u32 status; in hibmc_interrupt()
131 void hibmc_set_power_mode(struct hibmc_drm_private *priv, u32 power_mode) in hibmc_set_power_mode()
133 u32 control_value = 0; in hibmc_set_power_mode()
135 u32 input = 1; in hibmc_set_power_mode()
153 u32 gate_reg; in hibmc_set_current_gate()
154 u32 mode; in hibmc_set_current_gate()
179 u32 reg; in hibmc_hw_config()
|
| /openbmc/linux/arch/um/kernel/skas/ |
| H A D | uaccess.c | 249 int arch_futex_atomic_op_inuser(int op, u32 oparg, int *oval, u32 __user *uaddr) in arch_futex_atomic_op_inuser()
273 uaddr = (u32 *) addr; in arch_futex_atomic_op_inuser()
328 int futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr, in futex_atomic_cmpxchg_inatomic()
329 u32 oldval, u32 newval) in futex_atomic_cmpxchg_inatomic()
|
| /openbmc/linux/drivers/gpu/drm/vmwgfx/ |
| H A D | vmwgfx_streamoutput.c | 51 u32 id;
52 u32 size;
249 u32 user_key) in vmw_dx_streamoutput_lookup()
279 struct vmw_resource *ctx, u32 user_key, in vmw_dx_streamoutput_add()
324 void vmw_dx_streamoutput_set_size(struct vmw_resource *res, u32 size) in vmw_dx_streamoutput_set_size()
340 u32 user_key, in vmw_dx_streamoutput_remove()
346 (u32)user_key, list, &r); in vmw_dx_streamoutput_remove()
|
| /openbmc/linux/drivers/video/fbdev/sis/ |
| H A D | sis_main.h | 303 u32 lcdtype;
357 u32 type_no;
358 u32 tvplug_no;
386 u32 type_no;
452 u32 mask;
455 u32 d;
477 u32 d;
506 u32 bioschksum;
513 u32 SpecialID;
|
| /openbmc/linux/drivers/soc/dove/ |
| H A D | pmu.c | 52 u32 val; in pmu_reset_reset()
67 u32 val = ~BIT(id); in pmu_reset_assert()
81 u32 val = BIT(id); in pmu_reset_deassert()
122 u32 pwr_mask;
123 u32 rst_mask;
124 u32 iso_mask;
232 u32 stat = readl_relaxed(base + PMC_IRQ_CAUSE) & gc->mask_cache; in pmu_irq_handler()
233 u32 done = ~0; in pmu_irq_handler()
241 u32 hwirq = fls(stat) - 1; in pmu_irq_handler()
|
| /openbmc/u-boot/drivers/mmc/ |
| H A D | xenon_sdhci.c | 134 u32 clock = priv->clock; in xenon_mmc_phy_init()
135 u32 time; in xenon_mmc_phy_init()
136 u32 var; in xenon_mmc_phy_init()
212 u32 var; in xenon_mmc_phy_set()
270 u32 var; in xenon_mmc_set_acg()
286 u32 var; in xenon_mmc_enable_slot()
296 u32 var; in xenon_mmc_enable_parallel_tran()
305 u32 var; in xenon_mmc_disable_tuning()
321 u32 reg; in xenon_mask_cmd_conflict_err()
|
| /openbmc/u-boot/drivers/i2c/ |
| H A D | exynos_hs_i2c.c | 107 u32 int_status = readl(&i2c->usi_int_stat); in hsi2c_wait_for_trx()
110 u32 trans_status = readl(&i2c->usi_trans_status); in hsi2c_wait_for_trx()
182 u32 i2c_timing_s1; in hsi2c_ch_init()
183 u32 i2c_timing_s2; in hsi2c_ch_init()
184 u32 i2c_timing_s3; in hsi2c_ch_init()
185 u32 i2c_timing_sla; in hsi2c_ch_init()
227 u32 i2c_ctl; in exynos5_i2c_reset()
261 u32 fifo_bit = rx_transfer ? HSI2C_RX_FIFO_EMPTY : HSI2C_TX_FIFO_FULL; in hsi2c_poll_fifo()
309 u32 conf; in hsi2c_prepare_transaction()
|
| /openbmc/u-boot/drivers/pci/ |
| H A D | pcie_aspeed.c | 21 u32 timeout = 0; in aspeed_pcie_set_slot_power_limit()
96 u32 timeout = 0; in aspeed_pcie_cfg_read()
97 u32 bdf_offset; in aspeed_pcie_cfg_read()
98 u32 type = 0; in aspeed_pcie_cfg_read()
198 u32 timeout = 0; in aspeed_pcie_cfg_write()
199 u32 type = 0; in aspeed_pcie_cfg_write()
200 u32 bdf_offset; in aspeed_pcie_cfg_write()
367 writel((u32)&h2x_reg->h2x_rc_l_ctrl, &h2x_reg->h2x_rc_l_tx_tag); in aspeed_pcie_rc_slot_enable()
376 writel((u32)&h2x_reg->h2x_rc_h_ctrl, &h2x_reg->h2x_rc_h_tx_tag); in aspeed_pcie_rc_slot_enable()
|