Home
last modified time | relevance | path

Searched refs:RGMII (Results 26 – 50 of 176) sorted by relevance

12345678

/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dallwinner,sun8i-a83t-emac.yaml85 External RGMII PHY TX clock delay chain value in ps.
93 External RGMII PHY TX clock delay chain value in ps.
110 External RGMII PHY TX clock delay chain value in ps.
H A Dcavium-pip.txt40 - rx-delay: Delay value for RGMII receive clock. Optional. Disabled if 0.
43 - tx-delay: Delay value for RGMII transmit clock. Optional. Disabled if 0.
H A Dfsl,fec.yaml103 RGMII TXC clock or RMII reference clock. It depends on board design,
104 the clock is required if RGMII TXC and RMII reference clock source from
108 The "enet_2x_txclk"(option), for RGMII sampling clock which fixed at 250Mhz.
109 The clock is required if SoC RGMII enable clock delay.
H A Dqca,ar803x.yaml65 RGMII I/O voltage regulator (see regulator/regulator.yaml).
67 The PHY supports RGMII I/O voltages of 1.5V, 1.8V and 2.5V. You can
/openbmc/u-boot/include/configs/
H A Dmx6sabre_common.h25 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dpcm058.h36 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dpfla02.h33 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dudoo.h37 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dmx6sxsabreauto.h134 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dtitanium.h42 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dkp_imx6q_tpc.h29 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dtbs2910.h54 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dcgtqmx6eval.h81 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dimx8qxp_mek.h180 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dmx6cuboxi.h33 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dmx6sxsabresd.h157 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dmccmon6.h78 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dwandboard.h61 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dcl-som-imx7.h26 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dimx6-engicam.h172 # define CONFIG_FEC_XCV_TYPE RGMII
H A Dmx7dsabresd.h22 #define CONFIG_FEC_XCV_TYPE RGMII
H A Dadvantech_dms-ba16.h60 #define CONFIG_FEC_XCV_TYPE RGMII
/openbmc/linux/Documentation/devicetree/bindings/net/pcs/
H A Drenesas,rzn1-miic.yaml14 responsible to do MII passthrough or convert it to RMII/RGMII.
35 - description: RGMII reference clock
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-lx2160a-bluebox3-rev-a.dts15 /* The RGMII PHYs have a different MDIO address */
/openbmc/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-gxm-vega-s96.dts28 /* External PHY is in RGMII */

12345678