Home
last modified time | relevance | path

Searched hist:e2f744a8 (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt2712-bdp.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mt2712-img.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mt2712-venc.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mt2712-mfg.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mt2712-jpgdec.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mt2712-vdec.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mt2712-mm.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mt2712.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-pll.ce2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A DKconfige2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
H A Dclk-mtk.he2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

H A DMakefilee2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
e2f744a8 Sun Oct 22 23:10:34 CDT 2017 weiyi.lu@mediatek.com <weiyi.lu@mediatek.com> clk: mediatek: Add MT2712 clock support

Add MT2712 clock support, include topckgen, apmixedsys,
infracfg, pericfg, mcucfg and subsystem clocks.

Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
[sboyd@codeaurora.org: Static on top_clk_data]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>