Searched hist:"6 c343825" (Results 1 – 1 of 1) sorted by relevance
| /openbmc/u-boot/board/ti/ks2_evm/ |
| H A D | ddr3_k2hk.c | 6c343825 Wed Sep 10 07:54:59 CDT 2014 Murali Karicheri <m-karicheri2@ti.com> ARM: keystone: ddr3: workaround for ddr3a/3b memory issue
This patch implements a workaround to fix DDR3 memory issue.
The code for workaround detects PGSR0 errors and then preps for
and executes a software-controlled hard reset.In board_early_init,
where logic has been added to identify whether or not the previous
reset was a PORz. PLL initialization is skipped in the case of a
software-controlled hard reset.
Signed-off-by: Murali Karicheri <m-karicheri2@ti.com>
Signed-off-by: Keegan Garcia <kgarcia@ti.com>
Signed-off-by: Ivan Khoronzhuk <ivan.khoronzhuk@ti.com>
|