1*83d290c5STom Rini // SPDX-License-Identifier: GPL-2.0+ 2e595107eSHao Zhang /* 3e595107eSHao Zhang * Keystone2: DDR3 initialization 4e595107eSHao Zhang * 5e595107eSHao Zhang * (C) Copyright 2012-2014 6e595107eSHao Zhang * Texas Instruments Incorporated, <www.ti.com> 7e595107eSHao Zhang */ 8e595107eSHao Zhang 9e595107eSHao Zhang #include <common.h> 10b1babef8SHao Zhang #include "ddr3_cfg.h" 11e595107eSHao Zhang #include <asm/arch/ddr3.h> 12e595107eSHao Zhang #include <asm/arch/hardware.h> 13e595107eSHao Zhang 14e595107eSHao Zhang struct pll_init_data ddr3a_333 = DDR3_PLL_333(A); 15e595107eSHao Zhang struct pll_init_data ddr3a_400 = DDR3_PLL_400(A); 16e595107eSHao Zhang ddr3_init(void)1766c98a0cSVitaly Andrianovu32 ddr3_init(void) 18e595107eSHao Zhang { 1966c98a0cSVitaly Andrianov u32 ddr3_size; 20d9a76e77SVitaly Andrianov struct ddr3_spd_cb spd_cb; 21e595107eSHao Zhang 22d9a76e77SVitaly Andrianov if (ddr3_get_dimm_params_from_spd(&spd_cb)) { 23d9a76e77SVitaly Andrianov printf("Sorry, I don't know how to configure DDR3A.\n" 24d9a76e77SVitaly Andrianov "Bye :(\n"); 25d9a76e77SVitaly Andrianov for (;;) 26e595107eSHao Zhang ; 27e595107eSHao Zhang } 286c343825SMurali Karicheri 29d9a76e77SVitaly Andrianov printf("Detected SO-DIMM [%s]\n", spd_cb.dimm_name); 30d9a76e77SVitaly Andrianov 31d9a76e77SVitaly Andrianov if ((cpu_revision() > 1) || 32d9a76e77SVitaly Andrianov (__raw_readl(KS2_RSTCTRL_RSTYPE) & 0x1)) { 33d9a76e77SVitaly Andrianov printf("DDR3 speed %d\n", spd_cb.ddrspdclock); 34d9a76e77SVitaly Andrianov if (spd_cb.ddrspdclock == 1600) 35d9a76e77SVitaly Andrianov init_pll(&ddr3a_400); 36d9a76e77SVitaly Andrianov else 37d9a76e77SVitaly Andrianov init_pll(&ddr3a_333); 38d9a76e77SVitaly Andrianov } 39d9a76e77SVitaly Andrianov 40d9a76e77SVitaly Andrianov if (cpu_revision() > 0) { 41d9a76e77SVitaly Andrianov if (cpu_revision() > 1) { 42d9a76e77SVitaly Andrianov /* PG 2.0 */ 43d9a76e77SVitaly Andrianov /* Reset DDR3A PHY after PLL enabled */ 44d9a76e77SVitaly Andrianov ddr3_reset_ddrphy(); 45d9a76e77SVitaly Andrianov spd_cb.phy_cfg.zq0cr1 |= 0x10000; 46d9a76e77SVitaly Andrianov spd_cb.phy_cfg.zq1cr1 |= 0x10000; 47d9a76e77SVitaly Andrianov spd_cb.phy_cfg.zq2cr1 |= 0x10000; 48d9a76e77SVitaly Andrianov } 49d9a76e77SVitaly Andrianov ddr3_init_ddrphy(KS2_DDR3A_DDRPHYC, &spd_cb.phy_cfg); 50d9a76e77SVitaly Andrianov 51d9a76e77SVitaly Andrianov ddr3_init_ddremif(KS2_DDR3A_EMIF_CTRL_BASE, &spd_cb.emif_cfg); 52d9a76e77SVitaly Andrianov 53d9a76e77SVitaly Andrianov ddr3_size = spd_cb.ddr_size_gbyte; 54d9a76e77SVitaly Andrianov } else { 55d9a76e77SVitaly Andrianov ddr3_init_ddrphy(KS2_DDR3A_DDRPHYC, &spd_cb.phy_cfg); 56d9a76e77SVitaly Andrianov spd_cb.emif_cfg.sdcfg |= 0x1000; 57d9a76e77SVitaly Andrianov ddr3_init_ddremif(KS2_DDR3A_EMIF_CTRL_BASE, &spd_cb.emif_cfg); 58d9a76e77SVitaly Andrianov ddr3_size = spd_cb.ddr_size_gbyte / 2; 59d9a76e77SVitaly Andrianov } 60d9a76e77SVitaly Andrianov printf("DRAM: %d GiB (includes reported below)\n", ddr3_size); 61d9a76e77SVitaly Andrianov 626c343825SMurali Karicheri /* Apply the workaround for PG 1.0 and 1.1 Silicons */ 636c343825SMurali Karicheri if (cpu_revision() <= 1) 646c343825SMurali Karicheri ddr3_err_reset_workaround(); 6589f44bb0SVitaly Andrianov 6689f44bb0SVitaly Andrianov return ddr3_size; 6789f44bb0SVitaly Andrianov } 68