Home
last modified time | relevance | path

Searched hist:"58949 aa3" (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/sound/soc/mediatek/mt8186/
H A Dmt8186-audsys-clkid.h58949aa3 Mon May 23 08:28:41 CDT 2022 Jiaxin Yu <jiaxin.yu@mediatek.com> ASoC: mediatek: mt8186: support audsys clock control

Add mt8186 audio cg control. Audio clock gates are registered to
CCF for reference count and clock parent management.

Signed-off-by: Jiaxin Yu <jiaxin.yu@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20220523132858.22166-4-jiaxin.yu@mediatek.com
Signed-off-by: Mark Brown <broonie@kernel.org>
H A Dmt8186-audsys-clk.h58949aa3 Mon May 23 08:28:41 CDT 2022 Jiaxin Yu <jiaxin.yu@mediatek.com> ASoC: mediatek: mt8186: support audsys clock control

Add mt8186 audio cg control. Audio clock gates are registered to
CCF for reference count and clock parent management.

Signed-off-by: Jiaxin Yu <jiaxin.yu@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20220523132858.22166-4-jiaxin.yu@mediatek.com
Signed-off-by: Mark Brown <broonie@kernel.org>
H A Dmt8186-audsys-clk.c58949aa3 Mon May 23 08:28:41 CDT 2022 Jiaxin Yu <jiaxin.yu@mediatek.com> ASoC: mediatek: mt8186: support audsys clock control

Add mt8186 audio cg control. Audio clock gates are registered to
CCF for reference count and clock parent management.

Signed-off-by: Jiaxin Yu <jiaxin.yu@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20220523132858.22166-4-jiaxin.yu@mediatek.com
Signed-off-by: Mark Brown <broonie@kernel.org>