Searched +full:zynqmp +full:- +full:nand +full:- +full:controller (Results 1 – 18 of 18) sorted by relevance
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/mtd/arasan,nand-controller.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Arasan NAND Flash Controller with ONFI 3.1 support10 - $ref: nand-controller.yaml13 - Michal Simek <michal.simek@amd.com>18 - enum:19 - xlnx,zynqmp-nand-controller20 - const: arasan,nfc-v3p10[all …]
1 // SPDX-License-Identifier: GPL-2.0+3 * dts file for Xilinx ZynqMP zc1751-xm017-dc35 * (C) Copyright 2016 - 2018, Xilinx, Inc.10 /dts-v1/;12 #include "zynqmp.dtsi"13 #include "zynqmp-clk-ccf.dtsi"16 model = "ZynqMP zc1751-xm017-dc3 RevA";17 compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp";34 stdout-path = "serial0:115200n8";77 phy-handle = <&phy0>;[all …]
1 // SPDX-License-Identifier: GPL-2.0+3 * dts file for Xilinx ZynqMP zc1751-xm016-dc25 * (C) Copyright 2015 - 2018, Xilinx, Inc.10 /dts-v1/;12 #include "zynqmp.dtsi"13 #include "zynqmp-clk-ccf.dtsi"16 model = "ZynqMP zc1751-xm016-dc2 RevA";17 compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp";35 stdout-path = "serial0:115200n8";86 phy-handle = <&phy0>;[all …]
1 // SPDX-License-Identifier: GPL-2.0+3 * dts file for Xilinx ZynqMP5 * (C) Copyright 2014 - 2015, Xilinx, Inc.16 compatible = "xlnx,zynqmp";17 #address-cells = <2>;18 #size-cells = <2>;21 #address-cells = <1>;22 #size-cells = <0>;25 compatible = "arm,cortex-a53", "arm,armv8";27 enable-method = "psci";[all …]
1 // SPDX-License-Identifier: GPL-2.0+3 * dts file for Xilinx ZynqMP zc1751-xm016-dc25 * (C) Copyright 2015 - 2022, Xilinx, Inc.6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.11 /dts-v1/;13 #include "zynqmp.dtsi"14 #include "zynqmp-clk-ccf.dtsi"15 #include <dt-bindings/gpio/gpio.h>16 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h>19 model = "ZynqMP zc1751-xm016-dc2 RevA";[all …]
1 // SPDX-License-Identifier: GPL-2.0+3 * dts file for Xilinx ZynqMP5 * (C) Copyright 2014 - 2021, Xilinx, Inc.15 #include <dt-bindings/dma/xlnx-zynqmp-dpdma.h>16 #include <dt-bindings/gpio/gpio.h>17 #include <dt-bindings/interrupt-controller/arm-gic.h>18 #include <dt-bindings/interrupt-controller/irq.h>19 #include <dt-bindings/power/xlnx-zynqmp-power.h>20 #include <dt-bindings/reset/xlnx-zynqmp-resets.h>23 compatible = "xlnx,zynqmp";[all …]
1 /* SPDX-License-Identifier: GPL-2.0+ */3 * Configuration for Xilinx ZynqMP4 * (C) Copyright 2014 - 2015 Xilinx, Inc.17 /* Generic Interrupt Controller Definitions */31 /* Generic Timer Definitions - setup in EL3. Setup by ATF for other cases */86 "name=""Linux"",size=-M,uuid=${uuid_gpt_Linux}\0"172 # define BOOT_TARGET_DEVICES_NAND(func) func(NAND, nand, 0)186 "bootcmd_" #devtypel #instance "= nand info && " \187 "nand read $scriptaddr $script_offset_f $script_size_f && " \212 /* SPL can't handle all huge variables - define just DFU */[all …]
16 EDAC is a subsystem along with hardware-specific drivers designed to17 report hardware errors. These are low-level errors that are reported22 The mailing list for the EDAC project is linux-edac@vger.kernel.org.40 levels are 0-4 (from low to high) and by default it is set to 2.44 tristate "Decode MCEs in human-readable form (only on AMD for now)"49 occurring on your machine in human-readable form.60 Not all machines support hardware-driven error report. Some of those61 provide a BIOS-driven error report mechanism via ACPI, using the65 When this option is enabled, it will disable the hardware-driven69 It should be noticed that keeping both GHES and a hardware-driven[all …]
1 // SPDX-License-Identifier: GPL-2.03 * Arasan NAND Flash Controller Driver5 * Copyright (C) 2014 - 2020 Xilinx, Inc.17 #include <linux/dma-mapping.h>114 #define ANFC_MAX_PKT_SIZE (SZ_2K - 1)124 * struct anfc_op - Defines how to execute an operation133 * @read: Data transfer direction from the controller point of view150 * struct anand - Defines the NAND chip related information151 * @node: Used to store NAND chips into a list152 * @chip: NAND chip information structure[all …]
1 # SPDX-License-Identifier: GPL-2.0-only12 controller and a chipselect. Most SPI slaves don't support13 dynamic device discovery; some are even write-only or read-only.16 eeprom and flash memory, codecs and various other controller17 chips, analog to digital (and d-to-a) converters, and more.33 sysfs, and debugfs support in SPI controller and protocol drivers.44 If your system has an master-capable SPI controller (which46 controller and the protocol drivers for the SPI slave chips56 by providing a high-level interface to send memory-like commands.58 comment "SPI Master Controller Drivers"[all …]
1 // SPDX-License-Identifier: GPL-2.0-only3 // Driver for Cadence QSPI Controller5 // Copyright Altera Corporation (C) 2012-2014. All rights reserved.6 // Copyright Intel Corporation (C) 2019-2020. All rights reserved.7 // Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com12 #include <linux/dma-mapping.h>16 #include <linux/firmware/xlnx-zynqmp.h>30 #include <linux/spi/spi-mem.h>33 #define CQSPI_NAME "cadence-qspi"304 u32 reg = readl(cqspi->iobase + CQSPI_REG_CONFIG); in cqspi_is_idle()[all …]
... --------------------- ...
5 ---------------------------------------------------21 W: *Web-page* with status/info23 B: URI for where to file *bugs*. A web-page with detailed bug28 patches to the given subsystem. This is either an in-tree file,29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst46 N: [^a-z]tegra all files whose path contains tegra64 ----------------83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)85 L: linux-scsi@vger.kernel.org88 F: drivers/scsi/3w-*[all …]
1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz'2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz'3 2024-12-2[all...]
1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c'2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms)3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa[all...]
1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms)2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c'3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms)4 2024-1[all...]
1 2025-03-25 03:00:34.996-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler2 2025-03-25 03:00:35.114-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, -[all...]
1 2025-03-24 03:00:46.525-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler2 2025-03-24 03:00:46.643-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, -[all...]