Home
last modified time | relevance | path

Searched +full:usb +full:- +full:misc +full:- +full:reg (Results 1 – 25 of 109) sorted by relevance

12345

/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dmarvell,armada-3700-utmi-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/phy/marvell,armada-3700-utmi-phy.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Miquel Raynal <miquel.raynal@bootlin.com>
14 On Armada 3700, there are two USB controllers, one is compatible with
22 - marvell,a3700-utmi-host-phy
23 - marvell,a3700-utmi-otg-phy
24 reg:
27 "#phy-cells":
[all …]
H A Ddm816x-phy.txt1 Device tree binding documentation for am816x USB PHY
5 - compatible : should be "ti,dm816x-usb-phy"
6 - reg : offset and length of the PHY register set.
7 - reg-names : name for the phy registers
8 - clocks : phandle to the clock
9 - clock-names : name of the clock
10 - syscon: phandle for the syscon node to access misc registers
11 - #phy-cells : from the generic PHY bindings, must be 1
12 - syscon: phandle for the syscon node to access misc registers
16 usb_phy0: usb-phy@20 {
[all …]
H A Dmediatek,tphy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: MediaTek T-PHY Controller
11 - Chunfeng Yun <chunfeng.yun@mediatek.com>
14 The T-PHY controller supports physical layer functionality for a number of
17 Layout differences of banks between T-PHY V1 (mt8173/mt2701) and
18 T-PHY V2 (mt2712) / V3 (mt8195) when works on USB mode:
19 -----------------------------------
39 u2 port0 0x0000 MISC
[all …]
H A Dmediatek,xsphy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: MediaTek XS-PHY Controller
11 - Chunfeng Yun <chunfeng.yun@mediatek.com>
14 The XS-PHY controller supports physical layer functionality for USB3.1
18 ----------------------------------
20 u2 port0 0x0000 MISC
23 u2 port1 0x1000 MISC
26 u2 port2 0x2000 MISC
[all …]
/openbmc/linux/Documentation/devicetree/bindings/extcon/
H A Dqcom,pm8941-misc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/extcon/qcom,pm8941-misc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Technologies, Inc. PM8941 USB ID Extcon device
10 - Guru Das Srinagesh <quic_gurus@quicinc.com>
13 Some Qualcomm PMICs have a "misc" module that can be used to detect when
14 the USB ID pin has been pulled low or high.
19 - const: qcom,pm8941-misc
21 reg:
[all …]
/openbmc/linux/arch/arm/boot/dts/nspire/
H A Dnspire.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #address-cells = <1>;
8 #size-cells = <1>;
9 interrupt-parent = <&intc>;
12 #address-cells = <1>;
13 #size-cells = <0>;
16 compatible = "arm,arm926ej-s";
18 reg = <0>;
23 reg = <0x00000000 0x80000>;
27 compatible = "mmio-sram";
[all …]
/openbmc/linux/arch/arm64/boot/dts/marvell/
H A Darmada-37xx.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 * Gregory CLEMENT <gregory.clement@free-electrons.com>
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
16 interrupt-parent = <&gic>;
17 #address-cells = <2>;
18 #size-cells = <2>;
25 reserved-memory {
26 #address-cells = <2>;
27 #size-cells = <2>;
34 psci-area@4000000 {
[all …]
/openbmc/linux/arch/mips/boot/dts/qca/
H A Dar9132.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/ath79-clk.h>
7 #address-cells = <1>;
8 #size-cells = <1>;
11 #address-cells = <1>;
12 #size-cells = <0>;
18 reg = <0>;
22 cpuintc: interrupt-controller {
23 compatible = "qca,ar9132-cpu-intc", "qca,ar7100-cpu-intc";
25 interrupt-controller;
[all …]
H A Dar9331.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/ath79-clk.h>
7 #address-cells = <1>;
8 #size-cells = <1>;
11 #address-cells = <1>;
12 #size-cells = <0>;
18 reg = <0>;
22 cpuintc: interrupt-controller {
23 compatible = "qca,ar7100-cpu-intc";
25 interrupt-controller;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/misc/
H A Dge-achc.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
5 ---
6 $id: http://devicetree.org/schemas/misc/ge-achc.yaml#
7 $schema: http://devicetree.org/meta-schemas/core.yaml#
9 title: GE Healthcare USB Management Controller
12 A device which handles data acquisition from compatible USB based peripherals.
15 Note: This device does not expose the peripherals as USB devices.
18 - Sebastian Reichel <sre@kernel.org>
23 - const: ge,achc
24 - const: nxp,kinetis-k20
[all …]
/openbmc/linux/drivers/phy/marvell/
H A Dphy-mvebu-a3700-utmi.c1 // SPDX-License-Identifier: GPL-2.0
48 /* Armada 3700 USB miscellaneous registers */
59 * struct mvebu_a3700_utmi_caps - PHY capabilities
62 * - The UTMI PHY wired to the USB3/USB2 controller (otg)
63 * - The UTMI PHY wired to the USB2 controller (host only)
72 * struct mvebu_a3700_utmi - PHY driver data
75 * @usb_misc: Regmap with USB miscellaneous registers including PHY ones
89 struct device *dev = &phy->dev; in mvebu_a3700_utmi_phy_power_on()
90 int usb32 = utmi->caps->usb32; in mvebu_a3700_utmi_phy_power_on()
92 u32 reg; in mvebu_a3700_utmi_phy_power_on() local
[all …]
/openbmc/linux/arch/arm/boot/dts/st/
H A Dspear13xx.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #address-cells = <1>;
10 #size-cells = <1>;
11 interrupt-parent = <&gic>;
14 #address-cells = <1>;
15 #size-cells = <0>;
18 compatible = "arm,cortex-a9";
20 reg = <0>;
21 next-level-cache = <&L2>;
25 compatible = "arm,cortex-a9";
[all …]
/openbmc/qemu/include/hw/arm/
H A Dxlnx-versal.h17 #include "hw/or-irq.h"
21 #include "hw/dma/xlnx-zdma.h"
23 #include "hw/rtc/xlnx-zynqmp-rtc.h"
25 #include "hw/usb/xlnx-usb-subsystem.h"
26 #include "hw/misc/xlnx-versal-xramc.h"
27 #include "hw/nvram/xlnx-bbram.h"
28 #include "hw/nvram/xlnx-versal-efuse.h"
29 #include "hw/ssi/xlnx-versal-ospi.h"
31 #include "hw/misc/xlnx-versal-crl.h"
32 #include "hw/misc/xlnx-versal-pmc-iou-slcr.h"
[all …]
/openbmc/linux/arch/arm64/boot/dts/broadcom/bcmbca/
H A Dbcm4908.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 #include <dt-bindings/interrupt-controller/irq.h>
4 #include <dt-bindings/interrupt-controller/arm-gic.h>
5 #include <dt-bindings/phy/phy.h>
6 #include <dt-bindings/soc/bcm-pmb.h>
8 /dts-v1/;
11 interrupt-parent = <&gic>;
13 #address-cells = <2>;
14 #size-cells = <2>;
21 stdout-path = "serial0:115200n8";
[all …]
/openbmc/linux/drivers/usb/host/
H A Dbcma-hcd.c1 // SPDX-License-Identifier: GPL-2.0
4 * Broadcom USB-core driver (BCMA bus glue)
6 * Copyright 2011-2015 Hauke Mehrtens <hauke@hauke-m.de>
9 * Based on ssb-ohci driver
12 * Derived from the OHCI-PCI driver
14 * Copyright 2000-2002 David Brownell
18 * Derived from the USBcore related parts of Broadcom-SB
19 * Copyright 2005-2011 Broadcom Corporation
30 #include <linux/usb/ehci_pdriver.h>
31 #include <linux/usb/ohci_pdriver.h>
[all …]
H A Dpci-quirks.c1 // SPDX-License-Identifier: GPL-2.0
3 * This file contains code to reset and initialize USB host controllers.
4 * Some of it includes work-arounds for PCI hardware and BIOS quirks.
5 * It may need to run early during booting -- before USB would normally
6 * initialize -- to ensure that Linux doesn't use any legacy modes.
22 #include "pci-quirks.h"
23 #include "xhci-ext-caps.h"
144 * amd_chipset_sb_type_init - initialize amd chipset southbridge type
154 pinfo->sb_type.gen = AMD_CHIPSET_UNKNOWN; in amd_chipset_sb_type_init()
156 pinfo->smbus_dev = pci_get_device(PCI_VENDOR_ID_ATI, in amd_chipset_sb_type_init()
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Dorion5x-rd88f5182-nas.dts1 // SPDX-License-Identifier: GPL-2.0-only
2 // Copyright (C) 2014 Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
4 /dts-v1/;
6 #include <dt-bindings/gpio/gpio.h>
7 #include "orion5x-mv88f5182.dtsi"
11 compatible = "marvell,rd-88f5182-nas", "marvell,orion5x-88f5182", "marvell,orion5x";
15 reg = <0x00000000 0x4000000>; /* 64 MB */
20 stdout-path = &uart0;
30 gpio-leds {
31 compatible = "gpio-leds";
[all …]
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dboard.c1 // SPDX-License-Identifier: GPL-2.0+
13 #include <asm/arch/misc.h>
16 #include <usb.h>
17 #include <usb/dwc2_udc.h>
44 gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100; in board_init()
66 count = fdtdec_find_aliases_for_id(gd->fdt_blob, "udc", in board_usb_init()
72 addr = fdtdec_get_addr(gd->fdt_blob, node[0], "reg"); in board_usb_init()
74 printf("UDC Controller has no 'reg' property!\n"); in board_usb_init()
75 return -EINVAL; in board_usb_init()
/openbmc/linux/arch/arm/boot/dts/qcom/
H A Dpm8941.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/iio/qcom,spmi-vadc.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
4 #include <dt-bindings/spmi/spmi.h>
8 thermal-zones {
9 pm8941-thermal {
10 polling-delay-passive = <100>;
11 polling-delay = <0>;
12 thermal-sensors = <&pm8941_temp>;
40 compatible = "qcom,pm8941", "qcom,spmi-pmic";
[all …]
/openbmc/u-boot/board/samsung/goni/
H A Dgoni.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2008-2009 Samsung Electronics
13 #include <usb/dwc2_udc.h>
16 #include <samsung/misc.h>
17 #include <usb.h>
19 #include <asm/mach-types.h>
31 gd->bd->bi_arch_number = MACH_TYPE_GONI; in board_init()
32 gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100; in board_init()
49 gd->ram_size = PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE + in dram_init()
57 gd->bd->bi_dram[0].start = PHYS_SDRAM_1; in dram_init_banksize()
[all …]
/openbmc/linux/drivers/media/common/b2c2/
H A Dflexcop-common.h1 /* SPDX-License-Identifier: GPL-2.0 */
4 * flexcop-common.h - common header file for device-specific source files
14 #include "flexcop-reg.h"
25 #define FC_LOG_PREFIX "b2c2-undef"
28 /* Steal from usb.h */
58 * the B2C2-based PCI and USB devices.
121 /* from flexcop-dma.c */
138 /* from flexcop-eeprom.c */
139 /* the PCI part uses this call to get the MAC address, the USB part has its own */
142 /* from flexcop-i2c.c */
[all …]
H A Dflexcop-misc.c1 // SPDX-License-Identifier: GPL-2.0
4 * flexcop-misc.c - miscellaneous functions
11 flexcop_ibi_value v = fc->read_ibi_reg(fc,misc_204); in flexcop_determine_revision()
16 fc->rev = FLEXCOP_II; in flexcop_determine_revision()
20 fc->rev = FLEXCOP_IIB; in flexcop_determine_revision()
24 fc->rev = FLEXCOP_III; in flexcop_determine_revision()
27 err("unknown FlexCop Revision: %x. Please report this to linux-dvb@linuxtv.org.", in flexcop_determine_revision()
32 if ((fc->has_32_hw_pid_filter = v.misc_204.Rev_N_sig_caps)) in flexcop_determine_revision()
48 [FC_CABLE] = "Cable2PC/CableStar 2 DVB-C",
49 [FC_AIR_DVBT] = "Air2PC/AirStar 2 DVB-T",
[all …]
/openbmc/linux/include/linux/mfd/pcf50633/
H A Dcore.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * core.h -- Core driver for NXP PCF50633
5 * (C) 2006-2008 by Openmoko, Inc.
62 int pcf50633_read_block(struct pcf50633 *, u8 reg,
64 int pcf50633_write_block(struct pcf50633 *pcf, u8 reg,
66 u8 pcf50633_reg_read(struct pcf50633 *, u8 reg);
67 int pcf50633_reg_write(struct pcf50633 *pcf, u8 reg, u8 val);
69 int pcf50633_reg_set_bit_mask(struct pcf50633 *pcf, u8 reg, u8 mask, u8 val);
70 int pcf50633_reg_clear_bits(struct pcf50633 *pcf, u8 reg, u8 bits);
163 PCF50633_INT1_USBINS = 0x04, /* USB inserted */
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dkeystone-k2l-evm.dts10 /dts-v1/;
13 #include "keystone-k2l.dtsi"
16 compatible = "ti,k2l-evm","ti,keystone";
22 #clock-cells = <0>;
23 compatible = "fixed-clock";
24 clock-frequency = <122880000>;
25 clock-output-names = "refclk-sys";
35 &usb {
42 reg = <0x50>;
48 #address-cells = <2>;
[all …]
H A Dkeystone-k2e-evm.dts2 * Copyright 2013-2014 Texas Instruments, Inc.
10 /dts-v1/;
13 #include "keystone-k2e.dtsi"
16 compatible = "ti,k2e-evm","ti,keystone";
23 #clock-cells = <0>;
24 compatible = "fixed-clock";
25 clock-frequency = <100000000>;
26 clock-output-names = "refclk-sys";
30 #clock-cells = <0>;
31 compatible = "fixed-clock";
[all …]

12345