Home
last modified time | relevance | path

Searched full:tlow (Results 1 – 25 of 25) sorted by relevance

/openbmc/linux/drivers/i2c/algos/
H A Di2c-algo-pca.c52 pca_outw(adap, I2C_PCA_IND, adap->bus_settings.tlow); in pca_reset()
451 int tlow, thi; in pca_init() local
500 /* The minimum clock that respects the thi/tlow = 134/157 is in pca_init()
501 * 64800 Hz. Below that, we have to fix the tlow to 255 and in pca_init()
505 tlow = 255; in pca_init()
507 thi /= (I2C_PCA_OSC_PER * clock) - tlow; in pca_init()
509 tlow = (1000000 - clock * raise_fall_time) * min_tlow; in pca_init()
510 tlow /= I2C_PCA_OSC_PER * clock * (min_thi + min_tlow); in pca_init()
511 thi = tlow * min_thi / min_tlow; in pca_init()
516 pca_data->bus_settings.tlow = tlow; in pca_init()
/openbmc/linux/drivers/i2c/busses/
H A Di2c-qcom-cci.c97 u16 tlow; /* LOW period of the SCL clock */ member
276 val = hw->thigh << 16 | hw->tlow; in cci_init()
705 .tlow = 114,
717 .tlow = 28,
739 .tlow = 114,
751 .tlow = 28,
773 .tlow = 174,
785 .tlow = 56,
797 .tlow = 22,
H A Di2c-sh_mobile.c204 static u32 sh_mobile_i2c_iccl(unsigned long count_khz, u32 tLOW, u32 tf) in sh_mobile_i2c_iccl() argument
208 * ICCL >= COUNT_CLK * (tLOW + tf) in sh_mobile_i2c_iccl()
211 * the SCL signal (tLOW) as soon as it pulls the SCL line. in sh_mobile_i2c_iccl()
212 * In order to meet the tLOW timing spec, we need to take into in sh_mobile_i2c_iccl()
216 return (((count_khz * (tLOW + tf)) + 5000) / 10000); in sh_mobile_i2c_iccl()
267 u32 tHIGH, tLOW, tf; in sh_mobile_i2c_init() local
272 tLOW = 47; /* tLOW = 4.7 us */ in sh_mobile_i2c_init()
276 tLOW = 13; /* tLOW = 1.3 us */ in sh_mobile_i2c_init()
285 pd->iccl = sh_mobile_i2c_iccl(i2c_clk_khz, tLOW, tf); in sh_mobile_i2c_init()
H A Di2c-uniphier.c300 * Bit30-16: clock cycles of tLOW. in uniphier_i2c_hw_init()
301 * Standard-mode: tLOW = 4.7 us, tHIGH = 4.0 us in uniphier_i2c_hw_init()
302 * Fast-mode: tLOW = 1.3 us, tHIGH = 0.6 us in uniphier_i2c_hw_init()
303 * "tLow/tHIGH = 5/4" meets both. in uniphier_i2c_hw_init()
H A Di2c-uniphier-f.c491 * Standard-mode: tLOW + tHIGH = 10 us in uniphier_fi2c_hw_init()
492 * Fast-mode: tLOW + tHIGH = 2.5 us in uniphier_fi2c_hw_init()
496 * Standard-mode: tLOW = 4.7 us, tHIGH = 4.0 us, tBUF = 4.7 us in uniphier_fi2c_hw_init()
497 * Fast-mode: tLOW = 1.3 us, tHIGH = 0.6 us, tBUF = 1.3 us in uniphier_fi2c_hw_init()
498 * "tLow/tHIGH = 5/4" meets both. in uniphier_fi2c_hw_init()
H A Di2c-designware-common.c375 u32 i2c_dw_scl_lcnt(u32 ic_clk, u32 tLOW, u32 tf, int offset) in i2c_dw_scl_lcnt() argument
380 * IC_[FS]S_SCL_LCNT + 1 >= IC_CLK * (tLOW + tf) in i2c_dw_scl_lcnt()
383 * of the SCL clock (tLOW) as soon as it pulls the SCL line. in i2c_dw_scl_lcnt()
384 * In order to meet the tLOW timing spec, we need to take into in i2c_dw_scl_lcnt()
388 return DIV_ROUND_CLOSEST_ULL((u64)ic_clk * (tLOW + tf), MICRO) - in i2c_dw_scl_lcnt()
H A Di2c-designware-master.c74 4700, /* tLOW = 4.7 us */ in i2c_dw_set_timings_master()
104 500, /* tLOW = 500 ns */ in i2c_dw_set_timings_master()
124 1300, /* tLOW = 1.3 us */ in i2c_dw_set_timings_master()
152 320, /* tLOW = 320 ns */ in i2c_dw_set_timings_master()
H A Di2c-tegra.c609 u32 val, clk_divisor, clk_multiplier, tsu_thd, tlow, thigh, non_hs_mode; in tegra_i2c_init() local
647 tlow = i2c_dev->hw->tlow_fast_fastplus_mode; in tegra_i2c_init()
658 tlow = i2c_dev->hw->tlow_std_mode; in tegra_i2c_init()
673 FIELD_PREP(I2C_INTERFACE_TIMING_TLOW, tlow); in tegra_i2c_init()
684 clk_multiplier = (tlow + thigh + 2) * (non_hs_mode + 1); in tegra_i2c_init()
H A Di2c-designware-core.h332 u32 i2c_dw_scl_lcnt(u32 ic_clk, u32 tLOW, u32 tf, int offset);
H A Di2c-xiic.c156 #define XIIC_TLOW_REG_OFFSET (0x40 + XIIC_REG_OFFSET) /* TLOW Register */
416 /* TLOW - Value same as THIGH */ in xiic_setclk()
H A Di2c-mxs.c734 * tLOW (SCL LOW period) 4700 ns 1300 ns in mxs_i2c_derive_timing()
H A Di2c-rk3x.c734 * tLow = 8 * l * T;
/openbmc/linux/include/linux/
H A Di2c-algo-pca.h59 * @tlow: Configured SCL LOW period
65 int tlow; member
/openbmc/u-boot/drivers/i2c/
H A Domap24xx_i2c.h111 * tlow = scll + scll_trim = (sampling clock * tlow_duty) / speed
116 * tlow = scll + scll_trim = sampling clock / (2 * speed)
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Dsnps,designware-i2c.yaml77 This value is used to compute the tLOW period.
/openbmc/linux/arch/powerpc/platforms/44x/
H A Dwarp.c228 i2c_smbus_write_byte_data(client, 3, 0); /* Tlow */ in pika_setup_critical_temp()
/openbmc/linux/drivers/hwmon/
H A Dtmp108.c37 #define TMP108_CONF_FL 0x0800 /* Watchdog flag - TLOW */
/openbmc/qemu/target/ppc/translate/
H A Dvmx-impl.c.inc3137 TCGv_i64 tlow;
3139 tlow = tcg_temp_new_i64();
3141 tcg_gen_muls2_i64(tlow, t, a, b);
3143 tcg_gen_mulu2_i64(tlow, t, a, b);
/openbmc/linux/drivers/media/i2c/
H A Dimx335.c899 usleep_range(500, 550); /* Tlow */ in imx335_power_on()
/openbmc/linux/drivers/media/i2c/cx25840/
H A Dcx25840-ir.c1088 v4l2_info(sd, "\tLow pass filter: %s\n", in cx25840_ir_log_status()
/openbmc/linux/drivers/media/pci/cx23885/
H A Dcx23888-ir.c995 v4l2_info(sd, "\tLow pass filter: %s\n", in cx23888_ir_log_status()
/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_debug.c391 ("\tLow freq Config: %s\n", in ddr3_tip_print_log()
/openbmc/linux/drivers/i3c/master/
H A Ddw-i3c-master.c549 * will be set up by dw_i2c_clk_cfg as tLOW. in dw_i3c_clk_cfg()
/openbmc/linux/tools/power/pm-graph/
H A Dsleepgraph.py1518 self.tLow = [] # time spent in low-level suspends (standby/freeze)
1847 self.tLow.append(text)
1856 self.tLow.append('%.0f'%((hwr - hws).total_seconds() * 1000))
4690 if(len(data.tLow) == 0):
4694 low_time = '+'.join(data.tLow)
/openbmc/qemu/linux-user/
H A Dsyscall.c2978 static void target_to_host_low_high(abi_ulong tlow, in target_to_host_low_high() argument
2983 uint64_t off = tlow | in target_to_host_low_high()