Searched +full:rx +full:- +full:input +full:- +full:m (Results 1 – 25 of 287) sorted by relevance
12345678910>>...12
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/net/nvidia,tegra234-mgbe.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Tegra234 MGBE Multi-Gigabit Ethernet Controller10 - Thierry Reding <treding@nvidia.com>11 - Jon Hunter <jonathanh@nvidia.com>15 const: nvidia,tegra234-mgbe20 reg-names:22 - const: hypervisor[all …]
1 # SPDX-License-Identifier: GPL-2.0-only3 tristate "SoC Audio for the Atmel System-on-Chip"6 Say Y or M if you want to add support for codecs attached to30 Say Y or M if you want to add support for Atmel SSC interface31 in PDC mode configured using audio-graph-card in device-tree.39 Say Y or M if you want to add support for Atmel SSC interface40 in DMA mode configured using audio-graph-card in device-tree.43 tristate "SoC Audio support for WM8731-based At91sam9g20 evaluation board"49 Say Y if you want to add support for SoC audio on WM8731-based63 tristate "SoC Audio support for WM8731-based at91sam9x5 board"[all …]
1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause2 /* Copyright(c) 2018-2019 Realtek Corporation21 int (*cb_read)(struct seq_file *m, void *v);51 static int rtw_debugfs_single_show(struct seq_file *m, void *v) in rtw_debugfs_single_show() argument53 struct rtw_debugfs_priv *debugfs_priv = m->private; in rtw_debugfs_single_show()55 return debugfs_priv->cb_read(m, v); in rtw_debugfs_single_show()62 struct rtw_debugfs_priv *debugfs_priv = filp->private_data; in rtw_debugfs_common_write()64 return debugfs_priv->cb_write(filp, buffer, count, loff); in rtw_debugfs_common_write()71 struct seq_file *seqpriv = (struct seq_file *)filp->private_data; in rtw_debugfs_single_write()72 struct rtw_debugfs_priv *debugfs_priv = seqpriv->private; in rtw_debugfs_single_write()[all …]
1 // SPDX-License-Identifier: GPL-2.0-only8 * Cross-compile with cross-gcc -I/path/to/cross-kernel/include71 while (length-- > 0) { in hex_dump()91 * Unescape - process hexadecimal escape character92 * converts shell input "\x23" -> 0x23106 pabort("malformed input string"); in unescape()118 static void transfer(int fd, uint8_t const *tx, uint8_t const *rx, size_t len) in transfer() argument124 .rx_buf = (unsigned long)rx, in transfer()162 ret = write(out_fd, rx, len); in transfer()170 hex_dump(rx, len, 32, "RX"); in transfer()[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/sound/rockchip,i2s-tdm.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#15 - Nicolas Frattaroli <frattaroli.nicolas@gmail.com>18 - $ref: dai-common.yaml#23 - rockchip,px30-i2s-tdm24 - rockchip,rk1808-i2s-tdm25 - rockchip,rk3308-i2s-tdm26 - rockchip,rk3568-i2s-tdm[all …]
1 // SPDX-License-Identifier: GPL-2.0-only3 * fireworks_proc.c - a part of driver for Fireworks based devices5 * Copyright (c) 2009-2010 Clemens Ladisch6 * Copyright (c) 2013-2014 Takashi Sakamoto12 get_phys_name(struct snd_efw_phys_grp *grp, bool input) in get_phys_name() argument19 if (grp->type < ARRAY_SIZE(ch_type)) in get_phys_name()20 return ch_type[grp->type]; in get_phys_name()21 else if (input) in get_phys_name()22 return "Input"; in get_phys_name()30 struct snd_efw *efw = entry->private_data; in proc_read_hwinfo()[all …]
1 # SPDX-License-Identifier: GPL-2.015 floppy drives, USB hard disks, USB tape drives, USB CD-ROMs,24 To compile this driver as a module, choose M here: the25 module will be called usb-storage.38 Say Y here to include additional code to support the power-saving function41 If this driver is compiled as a module, it will be named ums-realtek.54 If this driver is compiled as a module, it will be named ums-datafab.62 If this driver is compiled as a module, it will be named ums-freecom.65 tristate "ISD-200 USB/ATA Bridge support"68 on the In-Systems Design ISD-200 USB/ATA bridge.[all …]
1 Exynos MIPI-DSIM Controller6 compatible: should be "samsung,exynos-mipi-dsi"7 reg: Base address of MIPI-DSIM IP.10 samsung,dsim-config-e-interface: interface to be used (RGB interface12 samsung,dsim-config-e-virtual-ch: virtual channel number that main14 samsung,dsim-config-e-pixel-format: pixel stream format for main16 samsung,dsim-config-e-burst-mode: selects Burst mode in Video mode.17 in Non-burst mode, RGB data area is filled with RGB data and18 NULL packets, according to input bandwidth of RGB interface.19 samsung,dsim-config-e-no-data-lane: data lane count used by Master.[all …]
1 # SPDX-License-Identifier: GPL-2.0-only3 tristate "SoC Audio for the Tegra System-on-Chip"10 Say Y or M here if you want support for SoC audio on Tegra.19 Say Y or M if you want to add support for codecs attached to the26 Say Y or M if you want to add support for the Tegra20 DAS module.34 Say Y or M if you want to add support for codecs attached to the41 Say Y or M if you want to add support for the Tegra20 SPDIF interface.48 Say Y or M if you want to add support for the Tegra30 AHUB module.56 Say Y or M if you want to add support for codecs attached to the67 Say Y or M if you want to add support for Tegra210 AHUB module.[all …]
1 /* SPDX-License-Identifier: GPL-2.0 */5 /* SCA HD64570 register definitions - all addresses for mode 0 (8086 MPU)20 #define WCRM 0x05 /* Wait Control M */42 /* MSCI channel (port) 0 registers - offset 0x2043 MSCI channel (port) 1 registers - offset 0x40 */48 #define TRBL 0x00 /* TX/RX buffer L */ 49 #define TRBH 0x01 /* TX/RX buffer H */ 68 #define RXS 0x16 /* RX Clock Source */72 #define RRC 0x1A /* RX Ready Control */ 77 /* Timer channel 0 (port 0 RX) registers - offset 0x60[all …]
1 /* SPDX-License-Identifier: GPL-2.0-or-later */3 * hd64572.h Description of the Hitachi HD64572 (SCA-II), valid for 8 * Copyright: (c) 2000-2001 Cyclades Corp.15 * PC300 initial CVS version (3.4.0-pre1)33 #define WCRM 0x25 /* Wait Control Register M */47 #define DRX_REG(reg, chan) (reg + 0x40*chan) /* DMA Rx */49 #define TRX_REG(reg, chan) (reg + 0x20*chan) /* Timer Rx */52 #define IR0_DRX(val, chan) ((val)<<(8*(chan))) /* Int DMA Rx */65 #define RXS 0x13c /* RX clock source */67 #define EXS 0x13e /* External clock input selection */[all …]
... txt %s:,%%BOOT /chosen input-device $setenv output-device activate-tty ...
1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause6 #include <dt-bindings/input/input.h>7 #include <dt-bindings/pwm/pwm.h>17 stdout-path = "serial0:115200n8";32 * GPIO line, however the STM32 UART driver assumes RX happens34 * line. Hence, the RX is always enabled here.36 rs485-rx-en-hog {37 gpio-hog;39 output-low;40 line-name = "rs485-rx-en";[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---5 $schema: http://devicetree.org/meta-schemas/core.yaml#10 - Dong Aisheng <aisheng.dong@nxp.com>13 The System Controller Firmware (SCFW) is a low-level system function14 which runs on a dedicated Cortex-M core to provide power, clock, and17 The AP communicates with the SC using a multi-ported MU module found26 const: fsl,imx-scu28 clock-controller:31 $ref: /schemas/clock/fsl,scu-clk.yaml[all …]
1 // SPDX-License-Identifier: GPL-2.0-only6 * Copyright (c) 2018-2018 David Veenstra <davidjulianveenstra@gmail.com>7 * Copyright (c) 2010-2010 Analog Devices Inc.26 /* input clock on serial interface */32 * struct ad2s1200_state - driver instance specific data.33 * @lock: protects both the GPIO pins and the rx buffer.37 * @rx: buffer for spi transfers.44 __be16 rx __aligned(IIO_DMA_MINALIGN);51 long m) in ad2s1200_read_raw() argument56 switch (m) { in ad2s1200_read_raw()[all …]
1 // SPDX-License-Identifier: GPL-2.0-or-later7 * (c) 2001-03 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]11 #include "saa7134-reg.h"22 /* ------------------------------------------------------------------ */37 … clock tick fine tuning for cards with audio crystal that's slightly off (range [-1024 .. 1024])");49 /* ------------------------------------------------------------------ */78 .name = "PAL-B/G FM-stereo",84 .name = "PAL-D/K1 FM-stereo",90 .name = "PAL-D/K2 FM-stereo",96 .name = "PAL-D/K3 FM-stereo",[all …]
1 // SPDX-License-Identifier: GPL-2.0-only10 * - corgi_ts.c11 * Copyright (C) 2004-2005 Richard Purdie12 * - omap_ts.[hc], ads7846.h, ts_osk.c22 #include <linux/input.h>23 #include <linux/input/touchscreen.h>39 * Support for ads7843 tested on Atmel at91sam926x-EK.53 * note. The strength of filtering can be set in the board-* specific76 * driver is used with DMA-based SPI controllers (like atmel_spi) on77 * systems where main memory is not DMA-coherent (most non-x86 boards).[all …]
1 # SPDX-License-Identifier: GPL-2.0-only11 input and speaker output).17 To compile this driver as a module, choose M here: the module27 microphone input and speaker output). This protocol can be used as35 To compile this driver as a module, choose M here: the module56 and the AX25-HOWTO, available from60 To compile this driver as a module, choose M here: the module75 bool "support for TRX that feedback the tx signal to rx"91 ser12 design in full-duplex mode. In addition, it allows the94 driver, "BAYCOM ser12 half-duplex driver for AX.25" is the old[all …]
1 .. SPDX-License-Identifier: GPL-2.0+8 Copyright(c) 2018-2021 Intel Corporation.13 - Overview14 - Identifying Your Adapter15 - Important Notes16 - Additional Features & Configurations17 - Performance Optimization28 This driver supports XDP (Express Data Path) and AF_XDP zero-copy. Note that43 -------------------------------------------54 1) Make sure that your system's physical memory is in a high-performance[all …]
2 # SPDX-License-Identifier: GPL-2.07 readonly BASE="ns-$(mktemp -u XXXXXX)"25 local -r jobs="$(jobs -p)"26 [ -n "${jobs}" ] && kill -1 ${jobs} 2>/dev/null41 ip -n $ns link set dev lo up44 ip netns exec $ns sysctl -qw net.ipv6.conf.default.router_solicitations=045 ip netns exec $ns sysctl -qw net.ipv6.conf.all.router_solicitations=052 ip -n $BASE$ns link set dev veth$ns up53 ip -n $BASE$ns addr add dev veth$ns $BM_NET_V4$ns/2454 ip -n $BASE$ns addr add dev veth$ns $BM_NET_V6$ns/64 nodad[all …]
1 /* SPDX-License-Identifier: GPL-2.0-or-later */3 * Twofish Cipher 3-way parallel algorithm (x86_64)10 .file "twofish-x86_64-asm-3way.S"22 3-way twofish144 g1g2_3(ab, cd, s0, s1, s2, s3, s0, s1, s2, s3, RX, RY); \151 g1g2_3(ba, dc, s1, s2, s3, s0, s3, s0, s1, s2, RY, RX); \175 #define inpack3(in, n, xy, m) \ argument177 xorq w+4*m(CTX), xy ## 0; \180 xorq w+4*m(CTX), xy ## 1; \183 xorq w+4*m(CTX), xy ## 2;[all …]
1 // SPDX-License-Identifier: GPL-2.015 #include <asm/asm-extable.h>42 [DIAG_STAT_X204] = { .code = 0x204, .name = "Logical-CPU Utilization" },44 [DIAG_STAT_X224] = { .code = 0x224, .name = "EBCDIC-Name Table" },46 [DIAG_STAT_X258] = { .code = 0x258, .name = "Page-Reference Services" },51 [DIAG_STAT_X304] = { .code = 0x304, .name = "Partition-Resource Service" },52 [DIAG_STAT_X308] = { .code = 0x308, .name = "List-Directed IPL" },73 static int show_diag_stat(struct seq_file *m, void *v) in show_diag_stat() argument76 unsigned long n = (unsigned long) v - 1; in show_diag_stat()81 seq_puts(m, " "); in show_diag_stat()[all …]
1 // SPDX-License-Identifier: GPL-2.0-or-later64 #define SPIE_RXT BIT(13) /* RX FIFO threshold */65 #define SPIE_RXF BIT(12) /* RX FIFO full */67 #define SPIE_RNE BIT(9) /* RX FIFO not empty */73 #define SPIM_RXT BIT(13) /* RX FIFO threshold */74 #define SPIM_RXF BIT(12) /* RX FIFO full */76 #define SPIM_RNE BIT(9) /* RX FIFO not empty */107 u32 spibrg; /* SPIBRG input clock */118 return ioread32be(espi->reg_base + offset); in fsl_espi_read_reg()123 return ioread16be(espi->reg_base + offset); in fsl_espi_read_reg16()[all …]
1 /* SPDX-License-Identifier: GPL-2.0+ */14 * Analog HDMI MHL 4-Lane 1-Lane94 #define is_tx_enabled(_tx) ((_tx)->state->endpoints[(_tx)->port] != NULL)95 #define is_txa(_tx) ((_tx) == &(_tx)->state->txa)96 #define is_txb(_tx) ((_tx) == &(_tx)->state->txb)100 ((_state)->endpoints[ADV748X_PORT_AIN0] != NULL || \101 (_state)->endpoints[ADV748X_PORT_AIN1] != NULL || \102 (_state)->endpoints[ADV748X_PORT_AIN2] != NULL || \103 (_state)->endpoints[ADV748X_PORT_AIN3] != NULL || \104 (_state)->endpoints[ADV748X_PORT_AIN4] != NULL || \[all …]
1 /* SPDX-License-Identifier: GPL-2.0-only */2 /* Copyright (c) 2013-2022, Intel Corporation. */13 * This header file describes the Virtual Function (VF) - Physical Function18 * desc->opcode is always aqc_opc_send_msg_to_pf48 VIRTCHNL_STATUS_ERR_PARAM = -5,49 VIRTCHNL_STATUS_ERR_NO_MEMORY = -18,50 VIRTCHNL_STATUS_ERR_OPCODE_MISMATCH = -38,51 VIRTCHNL_STATUS_ERR_CQP_COMPL_ERROR = -39,52 VIRTCHNL_STATUS_ERR_INVALID_VF_ID = -40,53 VIRTCHNL_STATUS_ERR_ADMIN_QUEUE_ERROR = -53,[all …]