/openbmc/linux/Documentation/devicetree/bindings/rtc/ |
H A D | atmel,at91sam9260-rtt.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/rtc/atmel,at91sam9260-rtt.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Atmel AT91 RTT 11 - $ref: rtc.yaml# 14 - Alexandre Belloni <alexandre.belloni@bootlin.com> 19 - items: 20 - const: atmel,at91sam9260-rtt 21 - items: [all …]
|
/openbmc/u-boot/drivers/rtc/ |
H A D | at91sam9_rtt.c | 1 // SPDX-License-Identifier: GPL-2.0+ 4 * Reinhard Meyer, reinhard.meyer@emk-elektronik.de 8 * Date & Time support for the internal Real-time Timer 10 * Compatible with the LinuX rtc driver workaround: 11 * The RTT cannot be written to, but only reset. 12 * The actual time is the sum of RTT and one of 15 * The at91sam9260 has 4 GPBR (0-3). 18 * make sure u-boot and kernel use the same GPBR ! 23 #include <rtc.h> 32 at91_rtt_t *rtt = (at91_rtt_t *) ATMEL_BASE_RTT; in rtc_get() local [all …]
|
/openbmc/linux/drivers/rtc/ |
H A D | rtc-at91sam9.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * "RTT as Real Time Clock" driver for AT91SAM9 SoC family 7 * Based on rtc-at91rm9200.c by Rick Bronson 20 #include <linux/rtc.h> 23 #include <linux/time.h> 28 * to implement the Real Time Clock interfaces 30 * - A "Real-time Timer" (RTT) counts up in seconds from a base time. 33 * - One of the "General Purpose Backup Registers" (GPBRs) holds the 34 * base time, normally an offset from the beginning of the POSIX 35 * epoch (1970-Jan-1 00:00:00 UTC). Some systems also include the [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/power/reset/ |
H A D | atmel,at91sam9260-shdwc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/power/reset/atmel,at91sam9260-shdwc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Claudiu Beznea <claudiu.beznea@microchip.com> 14 and VDDCORE and the wake-up detection on debounced input lines. 19 - atmel,at91sam9260-shdwc 20 - atmel,at91sam9rl-shdwc 21 - atmel,at91sam9x5-shdwc 23 reg: [all …]
|
H A D | atmel,sama5d2-shdwc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/power/reset/atmel,sama5d2-shdwc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Claudiu Beznea <claudiu.beznea@microchip.com> 14 and VDDCORE and the wake-up detection on debounced input lines. 19 - items: 20 - const: microchip,sama7g5-shdwc 21 - const: syscon 22 - enum: [all …]
|
/openbmc/linux/arch/arm/boot/dts/microchip/ |
H A D | at91sam9260ek.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 /dts-v1/; 10 #include <dt-bindings/input/input.h> 17 stdout-path = &dbgu; 21 reg = <0x20000000 0x4000000>; 26 clock-frequency = <32768>; 30 clock-frequency = <18432000>; 38 compatible = "atmel,tcb-timer"; 39 reg = <0>, <1>; 43 compatible = "atmel,tcb-timer"; [all …]
|
H A D | at91sam9g20ek_common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * at91sam9g20ek_common.dtsi - Device Tree file for Atmel at91sam9g20ek board 5 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 8 #include <dt-bindings/input/input.h> 14 stdout-path = "serial0:115200n8"; 18 reg = <0x20000000 0x4000000>; 23 clock-frequency = <32768>; 27 clock-frequency = <18432000>; 50 pinctrl_board_mmc0_slot1: mmc0_slot1-board { 63 compatible = "atmel,tcb-timer"; [all …]
|
H A D | at91sam9rlek.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * at91sam9rlek.dts - Device Tree file for Atmel at91sam9rl reference board 6 * Alexandre Belloni <alexandre.belloni@free-electrons.com> 8 /dts-v1/; 17 stdout-path = "serial0:115200n8"; 21 reg = <0x20000000 0x4000000>; 26 clock-frequency = <32768>; 30 clock-frequency = <12000000>; 40 bits-per-pixel = <16>; 41 atmel,lcdcon-backlight; [all …]
|
H A D | at91sam9263ek.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * at91sam9263ek.dts - Device Tree file for Atmel at91sam9263 reference board 5 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 7 /dts-v1/; 16 stdout-path = "serial0:115200n8"; 20 reg = <0x20000000 0x4000000>; 25 clock-frequency = <32768>; 29 clock-frequency = <16367660>; 41 compatible = "atmel,tcb-timer"; 42 reg = <0>, <1>; [all …]
|
H A D | at91sam9261ek.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * at91sam9261ek.dts - Device Tree file for Atmel at91sam9261 reference board 5 * Copyright (C) 2013 Jean-Jacques Hiblot <jjhiblot@traphandler.com> 7 /dts-v1/; 16 stdout-path = "serial0:115200n8"; 20 reg = <0x20000000 0x4000000>; 25 clock-frequency = <32768>; 29 clock-frequency = <18432000>; 40 atmel,power-control-gpio = <&pioA 12 GPIO_ACTIVE_LOW>; 44 bits-per-pixel = <16>; [all …]
|
H A D | at91sam9m10g45ek.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9m10g45ek.dts - Device Tree file for AT91SAM9M10G45-EK board 8 /dts-v1/; 10 #include <dt-bindings/pwm/pwm.h> 13 model = "Atmel AT91SAM9M10G45-EK"; 18 stdout-path = "serial0:115200n8"; 22 reg = <0x70000000 0x4000000>; 27 clock-frequency = <32768>; 31 clock-frequency = <12000000>; 43 compatible = "atmel,tcb-timer"; [all …]
|
H A D | sama7g5.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * sama7g5.dtsi - Device Tree Include file for SAMA7G5 family SoC 12 #include <dt-bindings/iio/adc/at91-sama5d2_adc.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 #include <dt-bindings/clock/at91.h> 16 #include <dt-bindings/dma/at91.h> 17 #include <dt-bindings/gpio/gpio.h> 18 #include <dt-bindings/mfd/at91-usart.h> 19 #include <dt-bindings/nvmem/microchip,sama7g5-otpc.h> [all …]
|
H A D | sam9x60.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * sam9x60.dtsi - Device Tree Include file for Microchip SAM9X60 SoC 10 #include <dt-bindings/dma/at91.h> 11 #include <dt-bindings/pinctrl/at91.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/clock/at91.h> 15 #include <dt-bindings/mfd/at91-usart.h> 16 #include <dt-bindings/mfd/atmel-flexcom.h> 19 #address-cells = <1>; [all …]
|
H A D | at91-sam9x60ek.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * at91-sam9x60ek.dts - Device Tree file for Microchip SAM9X60-EK board 9 /dts-v1/; 11 #include <dt-bindings/input/input.h> 14 model = "Microchip SAM9X60-EK"; 24 stdout-path = "serial0:115200n8"; 29 clock-frequency = <32768>; 33 clock-frequency = <24000000>; 37 gpio-keys { 38 compatible = "gpio-keys"; [all …]
|
H A D | at91-sama7g5ek.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * at91-sama7g5ek.dts - Device Tree file for SAMA7G5-EK board 11 /dts-v1/; 12 #include "sama7g5-pinfunc.h" 14 #include <dt-bindings/mfd/atmel-flexcom.h> 15 #include <dt-bindings/input/input.h> 16 #include <dt-bindings/pinctrl/at91.h> 17 #include <dt-bindings/sound/microchip,pdmc.h> 20 model = "Microchip SAMA7G5-EK"; 25 stdout-path = "serial0:115200n8"; [all …]
|
H A D | at91sam9rl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9rl.dtsi - Device Tree Include file for AT91SAM9RL family SoC 6 * Alexandre Belloni <alexandre.belloni@free-electrons.com> 9 #include <dt-bindings/pinctrl/at91.h> 10 #include <dt-bindings/clock/at91.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/pwm/pwm.h> 14 #include <dt-bindings/mfd/at91-usart.h> 17 #address-cells = <1>; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | at91sam9g45-gurnard.dts | 2 * at91sam9g20ek.dts - Device Tree file for Atmel at91sam9g20ek board 4 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 8 /dts-v1/; 17 stdout-path = "serial0:115200n8"; 21 reg = <0x20000000 0x8000000>; 26 clock-frequency = <32768>; 30 clock-frequency = <18432000>; 35 u-boot,dm-pre-reloc; 38 u-boot,dm-pre-reloc; 40 display-timings { [all …]
|
H A D | at91sam9g20ek_common.dtsi | 2 * at91sam9g20ek_common.dtsi - Device Tree file for Atmel at91sam9g20ek board 4 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 12 u-boot,dm-pre-reloc; 13 stdout-path = &dbgu; 17 reg = <0x20000000 0x4000000>; 22 clock-frequency = <32768>; 26 clock-frequency = <18432000>; 42 pinctrl_board_mmc0_slot1: mmc0_slot1-board { 50 u-boot,dm-pre-reloc; 55 pinctrl-0 = [all …]
|
H A D | at91sam9g45-corvus.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * at91sam9g45-corvus.dts Device Tree file fir Siemens corvus board 7 * at91sam9m10g45ek.dts - Device Tree file for AT91SAM9M10G45-EK board 12 /dts-v1/; 20 u-boot,dm-pre-reloc; 21 stdout-path = &dbgu; 25 reg = <0x70000000 0x8000000>; 30 clock-frequency = <32768>; 34 clock-frequency = <12000000>; 41 u-boot,dm-pre-reloc; [all …]
|
H A D | at91sam9260ek.dts | 7 * This file is dual-licensed: you can use it either under the terms 45 /dts-v1/; 53 u-boot,dm-pre-reloc; 54 stdout-path = &dbgu; 58 reg = <0x20000000 0x4000000>; 63 clock-frequency = <32768>; 67 clock-frequency = <18432000>; 74 atmel,vbus-gpio = <&pioC 5 GPIO_ACTIVE_HIGH>; 79 pinctrl-0 = < 86 reg = <1>; [all …]
|
H A D | at91sam9260-smartweb.dts | 2 * at91sam9260-smartweb.dts 7 * at91sam9g20ek.dts - Device Tree file for Atmel at91sam9g20ek board 9 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 13 /dts-v1/; 21 u-boot,dm-pre-reloc; 22 stdout-path = &dbgu; 26 reg = <0x20000000 0x4000000>; 31 clock-frequency = <32768>; 35 clock-frequency = <18432000>; 52 u-boot,dm-pre-reloc; [all …]
|
H A D | at91sam9g20-taurus.dts | 2 * at91sam9g20-taurus.dts 7 * at91sam9g20ek.dts - Device Tree file for Atmel at91sam9g20ek board 9 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 13 /dts-v1/; 21 u-boot,dm-pre-reloc; 22 stdout-path = &dbgu; 26 reg = <0x20000000 0x4000000>; 31 clock-frequency = <32768>; 35 clock-frequency = <18432000>; 52 u-boot,dm-pre-reloc; [all …]
|
H A D | at91sam9m10g45ek.dts | 2 * at91sam9m10g45ek.dts - Device Tree file for AT91SAM9M10G45-EK board 9 /dts-v1/; 11 #include <dt-bindings/pwm/pwm.h> 14 model = "Atmel AT91SAM9M10G45-EK"; 19 stdout-path = "serial0:115200n8"; 20 u-boot,dm-pre-reloc; 24 reg = <0x70000000 0x4000000>; 29 clock-frequency = <32768>; 33 clock-frequency = <12000000>; 41 u-boot,dm-pre-reloc; [all …]
|
H A D | at91sam9rl.dtsi | 2 * at91sam9rl.dtsi - Device Tree Include file for AT91SAM9RL family SoC 4 * Copyright (C) 2014 Alexandre Belloni <alexandre.belloni@free-electrons.com> 10 #include <dt-bindings/pinctrl/at91.h> 11 #include <dt-bindings/clock/at91.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/pwm/pwm.h> 19 interrupt-parent = <&aic>; 42 compatible = "arm,arm926ej-s"; 48 reg = <0x20000000 0x04000000>; [all …]
|
/openbmc/linux/drivers/power/reset/ |
H A D | at91-poweroff.c | 5 * Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 28 #define AT91_SHDW_WKMODE0 GENMASK(2, 0) /* Wake-up 0 Mode Selection */ 32 #define AT91_SHDW_RTTWKEN BIT(16) /* Real Time Timer Wake-up Enable */ 33 #define AT91_SHDW_RTCWKEN BIT(17) /* Real Time Clock Wake-up Enable */ 36 #define AT91_SHDW_WAKEUP0 BIT(0) /* Wake-up 0 Status */ 37 #define AT91_SHDW_RTTWK BIT(16) /* Real-time Timer Wake-up */ 38 #define AT91_SHDW_RTCWK BIT(17) /* Real-time Clock Wake-up [SAM9RL] */ 63 u32 reg = readl(at91_shdwc.shdwc_base + AT91_SHDW_SR); in at91_wakeup_status() local 65 /* Simple power-on, just bail out */ in at91_wakeup_status() 66 if (!reg) in at91_wakeup_status() [all …]
|