/openbmc/qemu/hw/arm/ |
H A D | Kconfig | 23 select PL011 if !HAVE_RUST # UART 77 select PL011 if !HAVE_RUST # UART 91 select PL011 if !HAVE_RUST # UART 110 select PL011 if !HAVE_RUST # UART 175 select PL011 if !HAVE_RUST # UART 201 select PL011 if !HAVE_RUST # UART 226 select PL011 if !HAVE_RUST # UART 287 select PL011 if !HAVE_RUST # UART 373 select PL011 if !HAVE_RUST # UART 450 select PL011 if !HAVE_RUST # UART
|
/openbmc/linux/Documentation/devicetree/bindings/serial/ |
H A D | pl011.yaml | 4 $id: http://devicetree.org/schemas/serial/pl011.yaml# 7 title: ARM AMBA Primecell PL011 serial UART 22 - arm,pl011 29 - const: arm,pl011 118 compatible = "arm,pl011", "arm,primecell";
|
H A D | arm_sbsa_uart.txt | 2 This UART uses a subset of the PL011 registers and consequently lives 3 in the PL011 driver. It's baudrate and other communication parameters
|
/openbmc/linux/arch/arm/boot/dts/st/ |
H A D | spear310.dtsi | 53 compatible = "arm,pl011", "arm,primecell"; 61 compatible = "arm,pl011", "arm,primecell"; 69 compatible = "arm,pl011", "arm,primecell"; 77 compatible = "arm,pl011", "arm,primecell"; 85 compatible = "arm,pl011", "arm,primecell";
|
H A D | spear1310.dtsi | 247 compatible = "arm,pl011", "arm,primecell"; 254 compatible = "arm,pl011", "arm,primecell"; 261 compatible = "arm,pl011", "arm,primecell"; 268 compatible = "arm,pl011", "arm,primecell"; 275 compatible = "arm,pl011", "arm,primecell";
|
/openbmc/qemu/hw/char/ |
H A D | pl011.c | 2 * Arm PrimeCell PL011 UART 23 #include "hw/char/pl011.h" 41 dev = qdev_new("pl011"); in pl011_create() 230 "PL011 data written to disabled UART\n"); in pl011_write_txdata() 234 "PL011 data written to disabled TX UART\n"); in pl011_write_txdata() 476 qemu_log_mask(LOG_UNIMP, "pl011: DMA not implemented\n"); in pl011_write() 518 PL011State *s = PL011(opaque); in pl011_clock_update() 533 PL011State *s = PL011(opaque); in pl011_clock_needed() 539 .name = "pl011/clock", 561 * Older versions of PL011 didn't ensure that the single in pl011_post_load() [all …]
|
/openbmc/linux/arch/arm/boot/dts/hisilicon/ |
H A D | hi3519.dtsi | 52 compatible = "arm,pl011", "arm,primecell"; 61 compatible = "arm,pl011", "arm,primecell"; 70 compatible = "arm,pl011", "arm,primecell"; 79 compatible = "arm,pl011", "arm,primecell"; 88 compatible = "arm,pl011", "arm,primecell";
|
/openbmc/qemu/include/hw/char/ |
H A D | pl011.h | 22 #define TYPE_PL011 "pl011" 23 OBJECT_DECLARE_SIMPLE_TYPE(PL011State, PL011) 25 /* This shares the same struct (and cast macro) as the base pl011 device */
|
/openbmc/linux/arch/arm/mach-spear/ |
H A D | spear310.c | 218 OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART1_BASE, NULL, 220 OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART2_BASE, NULL, 222 OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART3_BASE, NULL, 224 OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART4_BASE, NULL, 226 OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART5_BASE, NULL,
|
/openbmc/u-boot/arch/arm/mach-bcm283x/ |
H A D | Kconfig | 54 mini UART (rather than PL011) for the serial console. This is the 71 VideoCore firmware to select the PL011 UART for the console by: 93 mini UART (rather than PL011) for the serial console. This is the 109 mini UART (rather than PL011) for the serial console. This is the
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | hi6220.dtsi | 184 compatible = "arm,pl011", "arm,primecell"; 194 compatible = "arm,pl011", "arm,primecell"; 205 compatible = "arm,pl011", "arm,primecell"; 216 compatible = "arm,pl011", "arm,primecell"; 226 compatible = "arm,pl011", "arm,primecell";
|
H A D | fsl-lx2160a.dtsi | 53 compatible = "arm,pl011"; 59 compatible = "arm,pl011"; 65 compatible = "arm,pl011"; 72 compatible = "arm,pl011";
|
/openbmc/u-boot/drivers/serial/ |
H A D | serial_pl01x_internal.h | 9 * ARM PrimeCell UART's (PL010 & PL011) 12 * Definitions common to both PL010 & PL011 18 * We can use a combined structure for PL010 and PL011, because they overlap 108 * PL011 definitions
|
H A D | Kconfig | 314 bool "pl011" 317 PL011 UART type. You will need to provide parameters to make this 519 bool "Support for BCM283x PL011 UART" 523 Select this to enable an overriding PL011 driver for BCM283X SoCs 600 bool "ARM PL011 driver" 603 Select this to enable a UART for platforms using PL011. 606 bool "ARM PL010 and PL011 driver" 609 Select this to enable a UART for platforms using PL010 or PL011.
|
/openbmc/u-boot/doc/device-tree-bindings/serial/ |
H A D | pl01x.txt | 1 * ARM AMBA Primecell PL011 & PL010 serial UART 4 - compatible: must be "arm,primecell", "arm,pl011" or "arm,pl010"
|
/openbmc/linux/arch/arm/boot/dts/intel/axm/ |
H A D | axm55xx.dtsi | 112 compatible = "arm,pl011", "arm,primecell"; 121 compatible = "arm,pl011", "arm,primecell"; 130 compatible = "arm,pl011", "arm,primecell"; 139 compatible = "arm,pl011", "arm,primecell";
|
/openbmc/qemu/rust/hw/char/pl011/ |
H A D | Cargo.toml | 2 name = "pl011" 9 description = "pl011 device model for QEMU"
|
H A D | meson.build | 8 'pl011', 25 variables: {'crate': 'pl011'},
|
H A D | README.md | 1 # PL011 QEMU Device Model 3 This library implements a device model for the PrimeCell® UART (PL011)
|
/openbmc/qemu/tests/migration/aarch64/ |
H A D | a-b-kernel.S | 31 /* output char 'A' to PL011 */ 70 /* output char 'B' to PL011 */
|
/openbmc/linux/arch/arm64/boot/dts/arm/ |
H A D | foundation-v8.dtsi | 199 compatible = "arm,pl011", "arm,primecell"; 207 compatible = "arm,pl011", "arm,primecell"; 215 compatible = "arm,pl011", "arm,primecell"; 223 compatible = "arm,pl011", "arm,primecell";
|
H A D | rtsm_ve-motherboard.dtsi | 170 compatible = "arm,pl011", "arm,primecell"; 178 compatible = "arm,pl011", "arm,primecell"; 186 compatible = "arm,pl011", "arm,primecell"; 194 compatible = "arm,pl011", "arm,primecell";
|
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | axis,artpec6-pinctrl.txt | 71 compatible = "arm,pl011", "arm,primecell"; 80 compatible = "arm,pl011", "arm,primecell";
|
/openbmc/qemu/tests/functional/ |
H A D | test_arm_raspi2.py | 38 0: 'earlycon=pl011,0x3f201000 console=ttyAMA0', 74 'earlycon=pl011,0x3f201000 console=ttyAMA0 '
|
H A D | test_aarch64_raspi4.py | 42 'earlycon=pl011,mmio32,0xfe201000 ' + 73 'earlycon=pl011,mmio32,0xfe201000 ' +
|