Home
last modified time | relevance | path

Searched full:performance (Results 1 – 25 of 3290) sorted by relevance

12345678910>>...132

/openbmc/linux/Documentation/devicetree/bindings/dvfs/
H A Dperformance-domain.yaml4 $id: http://devicetree.org/schemas/dvfs/performance-domain.yaml#
7 title: Generic performance domains
13 This binding is intended for performance management of groups of devices or
14 CPUs that run in the same performance domain. Performance domains must not
15 be confused with power domains. A performance domain is defined by a set
16 of devices that always have to run at the same performance level. For a given
17 performance domain, there is a single point of control that affects all the
18 devices in the domain, making it impossible to set the performance level of
21 have a common frequency control, is said to be in the same performance
24 This device tree binding can be used to bind performance domain consumer
[all …]
/openbmc/linux/drivers/acpi/
H A Dprocessor_perflib.c25 #define ACPI_PROCESSOR_FILE_PERFORMANCE "performance"
80 ppc >= pr->performance->state_count) in acpi_processor_get_platform_limit()
98 qos_value = pr->performance->states[index].core_frequency * 1000; in acpi_processor_get_platform_limit()
114 * 0: success. OSPM is now using the performance state specified.
128 if (ignore_ppc || !pr->performance) { in acpi_processor_ppc_has_changed()
158 if (!pr || !pr->performance || !pr->performance->state_count) in acpi_processor_get_bios_limit()
161 *limit = pr->performance->states[pr->performance_platform_limit]. in acpi_processor_get_bios_limit()
245 memcpy(&pr->performance->control_register, obj.buffer.pointer, in acpi_processor_get_performance_control()
261 memcpy(&pr->performance->status_register, obj.buffer.pointer, in acpi_processor_get_performance_control()
329 acpi_handle_debug(pr->handle, "Found %d performance states\n", in acpi_processor_get_performance_states()
[all …]
/openbmc/linux/Documentation/admin-guide/acpi/
H A Dcppc_sysfs.rst4 Collaborative Processor Performance Control (CPPC)
13 performance of a logical processor on a contiguous and abstract performance
14 scale. CPPC exposes a set of registers to describe abstract performance scale,
15 to request performance levels and to measure per-cpu delivered performance.
40 * highest_perf : Highest performance of this processor (abstract scale).
41 * nominal_perf : Highest sustained performance of this processor
43 * lowest_nonlinear_perf : Lowest performance of this processor with nonlinear
45 * lowest_perf : Lowest performance of this processor (abstract scale).
49 The above frequencies should only be used to report processor performance in
53 * feedback_ctrs : Includes both Reference and delivered performance counter.
[all …]
/openbmc/linux/drivers/perf/
H A DKconfig3 # Performance Monitor Drivers
6 menu "Performance monitor support"
56 Say y if you want to use CPU performance monitors on ARM-based
64 Say y if you want to use CPU performance monitors on RISCV-based
74 Say y if you want to use the legacy CPU performance monitor
84 Say y if you want to use the CPU performance monitor
94 tristate "ARM SMMUv3 Performance Monitors Extension"
98 Provides support for the ARM SMMUv3 Performance Monitor Counter
108 Say y if you want to use the ARM performance monitor unit (PMU)
109 version 3. The PMUv3 is the CPU performance monitors on ARMv8
[all …]
/openbmc/linux/include/linux/
H A Denergy_model.h14 * struct em_perf_state - Performance state of a performance domain
32 * EM_PERF_STATE_INEFFICIENT: The performance state is inefficient. There is
33 * in this em_perf_domain, another performance state with a higher frequency
40 * struct em_perf_domain - Performance domain
41 * @table: List of performance states, in ascending order
42 * @nr_perf_states: Number of performance states
45 * for performance reasons to avoid potential cache
49 * In case of CPU device, a "performance domain" represents a group of CPUs
50 * whose performance is scaled together. All CPUs of a performance domain
51 * must have the same micro-architecture. Performance domains often have
[all …]
H A Damd-pstate.h25 * @aperf: actual performance frequency clock count
26 * @mperf: maximum performance frequency clock count
39 * @cppc_req_cached: cached performance request hints
40 * @highest_perf: the maximum performance an individual processor may reach,
42 * @nominal_perf: the maximum sustained performance level of the processor,
44 * @lowest_nonlinear_perf: the lowest performance level at which nonlinear power
46 * @lowest_perf: the absolute lowest performance level of the processor
58 * @epp_policy: Last saved policy used to set energy-performance preference
59 * @epp_cached: Cached CPPC energy-performance preference value
/openbmc/linux/tools/power/x86/x86_energy_perf_policy/
H A Dx86_energy_perf_policy.85 x86_energy_perf_policy \- Manage Energy vs. Performance Policy via x86 Model Specific Registers
18 .RB "value: # | default | performance | balance-performance | balance-power | power"
21 displays and updates energy-performance policy settings specific to
28 and Processor Performance States (P-states).
31 Further, it allows the OS to influence energy/performance trade-offs where there
82 Set a policy with a normal balance between performance and energy efficiency.
83 The processor will tolerate minor performance compromise
88 .I performance
89 Set a policy for maximum performance,
90 accepting no performance sacrifice for the benefit of energy efficiency.
[all …]
/openbmc/linux/Documentation/admin-guide/pm/
H A Dintel-speed-select.rst8 collection of features that give more granular control over CPU performance.
9 With Intel(R) SST, one server can be configured for power and performance for a
15 …tel.com/docs/networkbuilders/intel-speed-select-technology-base-frequency-enhancing-performance.pdf
25 how these commands change the power and performance profile of the system under
79 Intel(R) Speed Select Technology - Performance Profile (Intel(R) SST-PP)
83 performance requirements. This helps users during deployment as they do not have
85 Technology - Performance Profile (Intel(R) SST-PP) feature introduces a mechanism
86 that allows multiple optimized performance profiles per system. Each profile
89 performance profile and meet CPU online/offline requirement, the user can expect
93 Number or performance levels
[all …]
H A Damd-pstate.rst5 ``amd-pstate`` CPU Performance Scaling Driver
16 ``amd-pstate`` is the AMD CPU performance scaling driver that introduces a
19 Performance Control (CPPC) which provides finer grain frequency management
24 communicate the performance hints to hardware.
27 ``ondemand``, etc. to manage the performance hints which are provided by
39 Collaborative Processor Performance Control (CPPC) interface enumerates a
40 continuous, abstract, and unit-less performance value in a scale that is
41 not tied to a specific performance state / frequency. This is an ACPI
42 standard [2]_ which software can specify application performance goals and
45 interpreter for performance adjustments. ``amd-pstate`` will initialize a
[all …]
H A Dintel_pstate.rst5 ``intel_pstate`` CPU Performance Scaling Driver
17 :doc:`CPU performance scaling subsystem <cpufreq>` in the Linux kernel
25 than just an operating frequency or an operating performance point (see the
30 uses frequencies for identifying operating performance points of CPUs and
58 active mode, it uses its own internal performance scaling governor algorithm or
59 allows the hardware to do performance scaling by itself, while in the passive
61 a certain performance scaling algorithm. Which of them will be in effect
88 active mode: ``powersave`` and ``performance``. The way they both operate
94 Namely, if that option is set, the ``performance`` algorithm will be used by
117 HWP + ``performance``
[all …]
/openbmc/linux/arch/powerpc/include/asm/
H A Dreg_fsl_emb.h3 * Contains register definitions for the Freescale Embedded Performance
13 /* Performance Monitor Registers */
27 /* Freescale Book E Performance Monitor APU Registers */
28 #define PMRN_PMC0 0x010 /* Performance Monitor Counter 0 */
29 #define PMRN_PMC1 0x011 /* Performance Monitor Counter 1 */
30 #define PMRN_PMC2 0x012 /* Performance Monitor Counter 2 */
31 #define PMRN_PMC3 0x013 /* Performance Monitor Counter 3 */
32 #define PMRN_PMC4 0x014 /* Performance Monitor Counter 4 */
33 #define PMRN_PMC5 0x015 /* Performance Monitor Counter 5 */
74 #define PMRN_UPMC0 0x000 /* User Performance Monitor Counter 0 */
[all …]
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_core_perf.h16 * struct dpu_core_perf_params - definition of performance parameters
28 * struct dpu_core_perf_tune - definition of performance tuning control
29 * @mode: performance mode
36 * struct dpu_core_perf - definition of core performance context
37 * @perf_cfg: Platform-specific performance configuration
40 * @perf_tune: debug control for performance tuning
58 * dpu_core_perf_crtc_check - validate performance of the given crtc state
67 * dpu_core_perf_crtc_update - update performance of the given crtc
82 * dpu_core_perf_init - initialize the given core performance context
83 * @perf: Pointer to core performance context
[all …]
/openbmc/linux/arch/x86/events/
H A DKconfig2 menu "Performance monitoring"
5 tristate "Intel uncore performance events"
9 Include support for Intel uncore performance events. These are
13 tristate "Intel/AMD rapl performance events"
17 Include support for Intel and AMD rapl performance events for power
21 tristate "Intel cstate performance events"
25 Include support for Intel cstate performance events for power
38 tristate "AMD Uncore performance events"
42 Include support for AMD uncore performance events for use with
/openbmc/linux/Documentation/admin-guide/
H A Dperf-security.rst9 Usage of Performance Counters for Linux (perf_events) [1]_ , [2]_ , [3]_
14 depends on the nature of data that perf_events performance monitoring
15 units (PMU) [2]_ and Perf collect and expose for performance analysis.
16 Collected system and performance data may be split into several
21 its topology, used kernel and Perf versions, performance monitoring
30 faults, CPU migrations), architectural hardware performance counters
46 So, perf_events performance monitoring and observability operations are
56 all kernel security permission checks so perf_events performance
70 as privileged processes with respect to perf_events performance
73 privilege [13]_ (POSIX 1003.1e: 2.2.2.39) for performance monitoring and
[all …]
/openbmc/linux/Documentation/scheduler/
H A Dsched-util-clamp.rst11 feature that allows user space to help in managing the performance requirement
16 performance requirements and restrictions of the tasks, thus it helps the
23 system run at a certain performance point.
26 performance constraints. It consists of two tunables:
31 These two bounds will ensure a task will operate within this performance range
36 performance point to operate at to deliver the desired user experience. Or one
38 much resources and should not go above a specific performance point. Viewing
39 the uclamp values as performance points rather than utilization is a better
44 performance point required by its display pipeline to ensure no frame is
58 resources background tasks are consuming by capping the performance point they
[all …]
/openbmc/linux/Documentation/devicetree/bindings/cpufreq/
H A Dcpufreq-mediatek-hw.yaml29 "#performance-domain-cells":
31 Number of cells in a performance domain specifier.
33 performance domains.
39 - "#performance-domain-cells"
53 performance-domains = <&performance 0>;
64 performance: performance-controller@11bc00 {
68 #performance-domain-cells = <1>;
H A Dapple,cluster-cpufreq.yaml15 operating-points-v2 table to define the CPU performance states, with the
34 '#performance-domain-cells':
40 - '#performance-domain-cells'
58 performance-domains = <&cpufreq_e>;
66 performance-domains = <&cpufreq_p>;
106 cpufreq_e: performance-controller@210e20000 {
109 #performance-domain-cells = <0>;
112 cpufreq_p: performance-controller@211e20000 {
115 #performance-domain-cells = <0>;
/openbmc/linux/Documentation/admin-guide/perf/
H A Dhns3-pmu.rst2 HNS3 Performance Monitoring Unit (PMU)
5 HNS3(HiSilicon network system 3) Performance Monitoring Unit (PMU) is an
6 End Point device to collect performance statistics of HiSilicon SoC NIC.
9 HNS3 PMU supports collection of performance statistics such as bandwidth,
48 Each performance statistic has a pair of events to get two values to
49 calculate real performance data in userspace.
57 computation to calculate real performance data is:::
82 PMU collect performance statistics for all HNS3 PCIe functions of IO DIE.
89 PMU collect performance statistic of one whole physical port. The port id
98 PMU collect performance statistic of one tc of physical port. The port id
[all …]
/openbmc/linux/Documentation/power/
H A Denergy-model.rst11 the power consumed by devices at various performance levels, and the kernel
68 'performance domain' in the system. A performance domain is a group of CPUs
69 whose performance is scaled together. Performance domains generally have a
70 1-to-1 mapping with CPUFreq policies. All CPUs in a performance domain are
71 required to have the same micro-architecture. CPUs in different performance
84 2.2 Registration of performance domains
93 the real power measurements performed for each performance state. Thus, this
97 Drivers are expected to register performance domains into the EM framework by
104 for each performance state. The callback function provided by the driver is free
107 performance domains using cpumask. For other devices than CPUs the last
[all …]
/openbmc/linux/Documentation/ABI/testing/
H A Dsysfs-bus-event_source-devices-hv_gpci100 runtime by setting "Enable Performance Information Collection" option.
107 * "-EPERM" : Partition is not permitted to retrieve performance information,
108 required to set "Enable Performance Information Collection" option.
132 runtime by setting "Enable Performance Information Collection" option.
139 * "-EPERM" : Partition is not permitted to retrieve performance information,
140 required to set "Enable Performance Information Collection" option.
164 runtime by setting "Enable Performance Information Collection" option.
171 * "-EPERM" : Partition is not permitted to retrieve performance information,
172 required to set "Enable Performance Information Collection" option.
196 runtime by setting "Enable Performance Information Collection" option.
[all …]
/openbmc/phosphor-psu-code-mgmt/
H A D.clang-tidy132 clang-analyzer-optin.performance.GCDAntipattern,
133 clang-analyzer-optin.performance.Padding,
214 performance-faster-string-find,
215 performance-for-range-copy,
216 performance-implicit-conversion-in-loop,
217 performance-inefficient-algorithm,
218 performance-inefficient-string-concatenation,
219 performance-inefficient-vector-operation,
220 performance-move-const-arg,
221 performance-move-constructor-init,
[all …]
/openbmc/phosphor-bmc-code-mgmt/
H A D.clang-tidy135 clang-analyzer-optin.performance.GCDAntipattern,
136 clang-analyzer-optin.performance.Padding,
218 performance-faster-string-find,
219 performance-for-range-copy,
220 performance-implicit-conversion-in-loop,
221 performance-inefficient-algorithm,
222 performance-inefficient-string-concatenation,
223 performance-inefficient-vector-operation,
224 performance-move-const-arg,
225 performance-move-constructor-init,
[all …]
/openbmc/linux/kernel/power/
H A Denergy_model.c21 * Mutex serializing the registrations of performance domains and letting
72 /* Create the directory of the performance domain */ in em_debug_create_pd()
82 /* Create a sub-directory for each performance state */ in em_debug_create_pd()
119 /* Build the list of performance states for this performance domain */ in em_create_perf_table()
123 * lowest performance state of 'dev' above 'freq' and updates in em_create_perf_table()
135 * higher performance states. in em_create_perf_table()
157 /* Compute the cost of each performance state. */ in em_create_perf_table()
280 * em_pd_get() - Return the performance domain for a device
281 * @dev : Device to find the performance domain for
283 * Returns the performance domain to which @dev belongs, or NULL if it doesn't
[all …]
/openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/Control/Power/
H A DMode.interface.yaml11 consumption and performance.
47 save power while attempting to maintain performance. This mode
48 differs from EfficiencyFavorPower in that more performance is
53 save power at the cost of performance. This mode differs from
54 PowerSaving in that more performance is retained and less power
56 that less performance is retained but more power is saved.
60 speeds possible. This mode should be used when performance is
/openbmc/estoraged/
H A D.clang-tidy139 clang-analyzer-optin.performance.GCDAntipattern,
140 clang-analyzer-optin.performance.Padding,
253 performance-faster-string-find,
254 performance-for-range-copy,
255 performance-implicit-conversion-in-loop,
256 performance-inefficient-algorithm,
257 performance-inefficient-string-concatenation,
258 performance-inefficient-vector-operation,
259 performance-move-const-arg,
260 performance-move-constructor-init,
[all …]

12345678910>>...132